{"id":"https://openalex.org/W2042484146","doi":"https://doi.org/10.1109/vlsisoc.2010.5642688","title":"4×4-bit array two phase clocked adiabatic static CMOS logic multiplier with new XOR","display_name":"4×4-bit array two phase clocked adiabatic static CMOS logic multiplier with new XOR","publication_year":2010,"publication_date":"2010-09-01","ids":{"openalex":"https://openalex.org/W2042484146","doi":"https://doi.org/10.1109/vlsisoc.2010.5642688","mag":"2042484146"},"language":"en","primary_location":{"id":"doi:10.1109/vlsisoc.2010.5642688","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsisoc.2010.5642688","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 18th IEEE/IFIP International Conference on VLSI and System-on-Chip","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067973102","display_name":"Nazrul Anuar Nayan","orcid":"https://orcid.org/0000-0001-6657-2982"},"institutions":[{"id":"https://openalex.org/I42405503","display_name":"Gifu University","ror":"https://ror.org/024exxj48","country_code":"JP","type":"education","lineage":["https://openalex.org/I42405503"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Nazrul Anuar","raw_affiliation_strings":["Graduate School of Engineering, Gifu University, Gifu, Japan","Graduate School of Engineering, Gifu University, 1-1 Yanagido, Gifu-shi, 501-1193, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Engineering, Gifu University, Gifu, Japan","institution_ids":["https://openalex.org/I42405503"]},{"raw_affiliation_string":"Graduate School of Engineering, Gifu University, 1-1 Yanagido, Gifu-shi, 501-1193, Japan","institution_ids":["https://openalex.org/I42405503"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043735152","display_name":"Yasuhiro Takahashi","orcid":"https://orcid.org/0000-0002-1653-8425"},"institutions":[{"id":"https://openalex.org/I42405503","display_name":"Gifu University","ror":"https://ror.org/024exxj48","country_code":"JP","type":"education","lineage":["https://openalex.org/I42405503"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yasuhiro Takahashi","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Gifu University, Gifu, Japan","Dept. of Electrical and Electronic Engineering, Gifu University, 1-1 Yanagido, Gifu-shi 501-1193, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Gifu University, Gifu, Japan","institution_ids":["https://openalex.org/I42405503"]},{"raw_affiliation_string":"Dept. of Electrical and Electronic Engineering, Gifu University, 1-1 Yanagido, Gifu-shi 501-1193, Japan","institution_ids":["https://openalex.org/I42405503"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108512806","display_name":"Toshikazu Sekine","orcid":null},"institutions":[{"id":"https://openalex.org/I42405503","display_name":"Gifu University","ror":"https://ror.org/024exxj48","country_code":"JP","type":"education","lineage":["https://openalex.org/I42405503"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Toshikazu Sekine","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Gifu University, Gifu, Japan","Dept. of Electrical and Electronic Engineering, Gifu University, 1-1 Yanagido, Gifu-shi 501-1193, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Gifu University, Gifu, Japan","institution_ids":["https://openalex.org/I42405503"]},{"raw_affiliation_string":"Dept. of Electrical and Electronic Engineering, Gifu University, 1-1 Yanagido, Gifu-shi 501-1193, Japan","institution_ids":["https://openalex.org/I42405503"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5067973102"],"corresponding_institution_ids":["https://openalex.org/I42405503"],"apc_list":null,"apc_paid":null,"fwci":1.7647,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.857967,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"364","last_page":"368"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7741245031356812},{"id":"https://openalex.org/keywords/adiabatic-circuit","display_name":"Adiabatic circuit","score":0.7623931765556335},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.6612077951431274},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.6570496559143066},{"id":"https://openalex.org/keywords/xor-gate","display_name":"XOR gate","score":0.5876702070236206},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5280992388725281},{"id":"https://openalex.org/keywords/adiabatic-process","display_name":"Adiabatic process","score":0.5207607746124268},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5201978087425232},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5164813995361328},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.47082334756851196},{"id":"https://openalex.org/keywords/4-bit","display_name":"4-bit","score":0.41235244274139404},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.40350857377052307},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.38721704483032227},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.3226022720336914},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.31564944982528687},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2946566045284271},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.2528902292251587},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.17328166961669922}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7741245031356812},{"id":"https://openalex.org/C87606752","wikidata":"https://www.wikidata.org/wiki/Q4682637","display_name":"Adiabatic circuit","level":5,"score":0.7623931765556335},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.6612077951431274},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.6570496559143066},{"id":"https://openalex.org/C28495749","wikidata":"https://www.wikidata.org/wiki/Q155516","display_name":"XOR gate","level":3,"score":0.5876702070236206},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5280992388725281},{"id":"https://openalex.org/C109663097","wikidata":"https://www.wikidata.org/wiki/Q182453","display_name":"Adiabatic process","level":2,"score":0.5207607746124268},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5201978087425232},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5164813995361328},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.47082334756851196},{"id":"https://openalex.org/C194986542","wikidata":"https://www.wikidata.org/wiki/Q229932","display_name":"4-bit","level":3,"score":0.41235244274139404},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.40350857377052307},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.38721704483032227},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.3226022720336914},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.31564944982528687},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2946566045284271},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.2528902292251587},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.17328166961669922},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsisoc.2010.5642688","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsisoc.2010.5642688","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 18th IEEE/IFIP International Conference on VLSI and System-on-Chip","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W138663297","https://openalex.org/W1544558177","https://openalex.org/W1952741485","https://openalex.org/W2015589098","https://openalex.org/W2041255146","https://openalex.org/W2067139121","https://openalex.org/W2078813375","https://openalex.org/W2085030451","https://openalex.org/W2099889623","https://openalex.org/W2106658792","https://openalex.org/W2122377402","https://openalex.org/W2122984966","https://openalex.org/W2123299075","https://openalex.org/W2129878502","https://openalex.org/W2129886330","https://openalex.org/W2140863609","https://openalex.org/W2150363350","https://openalex.org/W2162978617","https://openalex.org/W2170191597","https://openalex.org/W6640700528"],"related_works":["https://openalex.org/W2169842719","https://openalex.org/W2965791759","https://openalex.org/W2580743037","https://openalex.org/W2554253794","https://openalex.org/W1997869119","https://openalex.org/W2894573466","https://openalex.org/W2988242922","https://openalex.org/W3080459857","https://openalex.org/W2184476805","https://openalex.org/W2781908959"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,36,43,50],"simulation":[4],"results":[5,88],"of":[6,31,38,63,75,83],"a":[7,28,73,84],"4\u00d74-bit":[8,68],"array":[9,69],"two":[10],"phase":[11],"clocked":[12],"adiabatic":[13,55],"static":[14,85],"CMOS":[15,23],"logic":[16],"(2PASCL)":[17],"multiplier":[18,71],"using":[19],"0.18":[20],"\u03bcm":[21],"standard":[22],"technology.":[24],"We":[25],"also":[26,58],"propose":[27],"new":[29],"design":[30],"2PASCL":[32,70,91],"XOR":[33],"which":[34],"reduces":[35],"number":[37],"transistors":[39],"as":[40,42,107],"well":[41],"power":[44,79,99],"consumption.":[45],"Analytical":[46],"method":[47],"to":[48,65,81,97],"compare":[49],"lower":[51],"current":[52],"flow":[53],"in":[54,78],"circuit":[56],"is":[57],"presented.":[59],"At":[60],"transition":[61],"frequencies":[62],"1":[64],"100":[66],"MHz,":[67],"shows":[72],"maximum":[74],"55%":[76],"reduction":[77],"dissipation":[80],"that":[82,90],"CMOS.":[86],"The":[87],"indicate":[89],"technology":[92],"can":[93],"be":[94],"advantageously":[95],"applied":[96],"low":[98,104],"digital":[100],"devices":[101],"operated":[102],"at":[103],"frequencies,":[105],"such":[106],"radio-frequency":[108],"identifications":[109],"(RFIDs),":[110],"smart":[111],"cards,":[112],"and":[113],"sensors.":[114]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":2}],"updated_date":"2026-04-17T18:11:37.981687","created_date":"2025-10-10T00:00:00"}