{"id":"https://openalex.org/W2068246158","doi":"https://doi.org/10.1109/vlsisoc.2010.5642680","title":"Hardware integrated quantization solution for improvement of computational H.264 encoder module","display_name":"Hardware integrated quantization solution for improvement of computational H.264 encoder module","publication_year":2010,"publication_date":"2010-09-01","ids":{"openalex":"https://openalex.org/W2068246158","doi":"https://doi.org/10.1109/vlsisoc.2010.5642680","mag":"2068246158"},"language":"en","primary_location":{"id":"doi:10.1109/vlsisoc.2010.5642680","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsisoc.2010.5642680","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 18th IEEE/IFIP International Conference on VLSI and System-on-Chip","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002338415","display_name":"Ronaldo H\u00fcsemann","orcid":"https://orcid.org/0000-0003-2097-637X"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Ronaldo Husemann","raw_affiliation_strings":["Department of Electrical Engineering, DELET/UFRGS, Porto Alegre, Rio Grande do Sul, Brazil","Department of Electrical Engineering: DELET -UFRGS, Av. Osvaldo Aranha, 103, Porto Alegre - RS - Brazil"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, DELET/UFRGS, Porto Alegre, Rio Grande do Sul, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"Department of Electrical Engineering: DELET -UFRGS, Av. Osvaldo Aranha, 103, Porto Alegre - RS - Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086404435","display_name":"Mariano Majolo","orcid":null},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Mariano Majolo","raw_affiliation_strings":["Department of Electrical Engineering, DELET/UFRGS, Porto Alegre, Rio Grande do Sul, Brazil","Department of Electrical Engineering: DELET -UFRGS, Av. Osvaldo Aranha, 103, Porto Alegre - RS - Brazil"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, DELET/UFRGS, Porto Alegre, Rio Grande do Sul, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"Department of Electrical Engineering: DELET -UFRGS, Av. Osvaldo Aranha, 103, Porto Alegre - RS - Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048329554","display_name":"Victor Guimar\u00e3es","orcid":"https://orcid.org/0000-0002-2851-5618"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Victor Guimaraes","raw_affiliation_strings":["Department of Electrical Engineering, DELET/UFRGS, Porto Alegre, Rio Grande do Sul, Brazil","Department of Electrical Engineering: DELET -UFRGS, Av. Osvaldo Aranha, 103, Porto Alegre - RS - Brazil"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, DELET/UFRGS, Porto Alegre, Rio Grande do Sul, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"Department of Electrical Engineering: DELET -UFRGS, Av. Osvaldo Aranha, 103, Porto Alegre - RS - Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043190662","display_name":"Altamiro Susin","orcid":"https://orcid.org/0000-0001-7034-5336"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Altamiro Susin","raw_affiliation_strings":["Informatics Institute, II-UFRGS, Porto Alegre, Rio Grande do Sul, Brazil","Informatics Institute: II - UFRGS, Av. Bento Gon\u00e7alves, 9500, block IV, room 233, Porto Alegre - RS - Brazil"],"affiliations":[{"raw_affiliation_string":"Informatics Institute, II-UFRGS, Porto Alegre, Rio Grande do Sul, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"Informatics Institute: II - UFRGS, Av. Bento Gon\u00e7alves, 9500, block IV, room 233, Porto Alegre - RS - Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048869851","display_name":"Valter Roesler","orcid":"https://orcid.org/0000-0003-2290-197X"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Valter Roesler","raw_affiliation_strings":["Informatics Institute, II-UFRGS, Porto Alegre, Rio Grande do Sul, Brazil","Informatics Institute: II - UFRGS, Av. Bento Gon\u00e7alves, 9500, block IV, room 233, Porto Alegre - RS - Brazil"],"affiliations":[{"raw_affiliation_string":"Informatics Institute, II-UFRGS, Porto Alegre, Rio Grande do Sul, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"Informatics Institute: II - UFRGS, Av. Bento Gon\u00e7alves, 9500, block IV, room 233, Porto Alegre - RS - Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5054326284","display_name":"Jos\u00e9 Valdeni de Lima","orcid":"https://orcid.org/0000-0002-7266-4856"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Jose Valdeni Lima","raw_affiliation_strings":["Informatics Institute, II-UFRGS, Porto Alegre, Rio Grande do Sul, Brazil","Informatics Institute: II - UFRGS, Av. Bento Gon\u00e7alves, 9500, block IV, room 233, Porto Alegre - RS - Brazil"],"affiliations":[{"raw_affiliation_string":"Informatics Institute, II-UFRGS, Porto Alegre, Rio Grande do Sul, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"Informatics Institute: II - UFRGS, Av. Bento Gon\u00e7alves, 9500, block IV, room 233, Porto Alegre - RS - Brazil","institution_ids":["https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5002338415"],"corresponding_institution_ids":["https://openalex.org/I130442723"],"apc_list":null,"apc_paid":null,"fwci":2.36,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.88898975,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"9","issue":null,"first_page":"316","last_page":"321"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7914831638336182},{"id":"https://openalex.org/keywords/encoder","display_name":"Encoder","score":0.7879222631454468},{"id":"https://openalex.org/keywords/discrete-cosine-transform","display_name":"Discrete cosine transform","score":0.6920695304870605},{"id":"https://openalex.org/keywords/quantization","display_name":"Quantization (signal processing)","score":0.6231392621994019},{"id":"https://openalex.org/keywords/hadamard-transform","display_name":"Hadamard transform","score":0.6075260639190674},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.5482885241508484},{"id":"https://openalex.org/keywords/transform-coding","display_name":"Transform coding","score":0.5018863677978516},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4582499861717224},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.440171480178833},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.43688222765922546},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.43540048599243164},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4254833161830902},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.12491926550865173},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.10701912641525269},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09734675288200378}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7914831638336182},{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.7879222631454468},{"id":"https://openalex.org/C2221639","wikidata":"https://www.wikidata.org/wiki/Q2877","display_name":"Discrete cosine transform","level":3,"score":0.6920695304870605},{"id":"https://openalex.org/C28855332","wikidata":"https://www.wikidata.org/wiki/Q198099","display_name":"Quantization (signal processing)","level":2,"score":0.6231392621994019},{"id":"https://openalex.org/C60292330","wikidata":"https://www.wikidata.org/wiki/Q1014065","display_name":"Hadamard transform","level":2,"score":0.6075260639190674},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.5482885241508484},{"id":"https://openalex.org/C169805256","wikidata":"https://www.wikidata.org/wiki/Q1361381","display_name":"Transform coding","level":4,"score":0.5018863677978516},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4582499861717224},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.440171480178833},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.43688222765922546},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.43540048599243164},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4254833161830902},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.12491926550865173},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.10701912641525269},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09734675288200378},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsisoc.2010.5642680","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsisoc.2010.5642680","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 18th IEEE/IFIP International Conference on VLSI and System-on-Chip","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W2029388862","https://openalex.org/W2069331504","https://openalex.org/W2082183823","https://openalex.org/W2135193370","https://openalex.org/W2139402936","https://openalex.org/W2146506178","https://openalex.org/W2164764563","https://openalex.org/W2164779821","https://openalex.org/W2189576057","https://openalex.org/W2488097972","https://openalex.org/W2541283121","https://openalex.org/W4245536753","https://openalex.org/W6728946685","https://openalex.org/W7009452594"],"related_works":["https://openalex.org/W281026211","https://openalex.org/W2110818533","https://openalex.org/W1917852300","https://openalex.org/W2384838054","https://openalex.org/W2139058049","https://openalex.org/W2094583657","https://openalex.org/W2548456620","https://openalex.org/W2376018793","https://openalex.org/W2911649771","https://openalex.org/W2169179842"],"abstract_inverted_index":{"The":[0],"computational":[1,71,95],"module":[2,60,75],"of":[3,13,93,104,128],"several":[4],"MPEG-based":[5],"video":[6],"encoders,":[7],"which":[8,97],"includes":[9],"the":[10,56,73,99,131],"known":[11],"algorithms":[12,103],"Discrete":[14,105],"Cosine":[15,106],"Transform,":[16,107],"Hadamard":[17,108],"Transform":[18],"and":[19,26,101,109,144,156],"Quantization,":[20],"is":[21,120],"widely":[22],"used":[23],"to":[24,133,139,162],"identify":[25],"compress":[27],"spatial":[28],"redundancy":[29],"in":[30,116,137],"intra":[31],"(raw":[32],"input)":[33],"or":[34,51],"inter":[35],"(computed":[36],"residue)":[37],"data":[38],"pixel":[39],"matrices.":[40],"For":[41],"some":[42],"modern":[43],"multimedia":[44],"applications,":[45],"like":[46],"high":[47],"definition":[48],"(HD":[49],"H.264/AVC)":[50],"scalable":[52],"(H.264/SVC)":[53],"encoder":[54,142],"solutions,":[55],"demand":[57],"for":[58,81,130],"fast":[59,82],"implementations":[61],"becomes":[62],"critical.":[63],"Practical":[64],"experiments":[65],"indicate":[66],"that,":[67],"inside":[68],"a":[69,78,89,122],"H.264":[70,94],"module,":[72,96],"quantization":[74,132],"normally":[76],"represents":[77],"real":[79],"bottleneck":[80],"hardware":[83,152],"implementations.":[84],"Considering":[85],"that":[86],"we":[87],"propose":[88],"complete":[90],"integrated":[91],"solution":[92],"incorporates":[98],"direct":[100],"inverse":[102],"Quantization":[110],"with":[111],"minimal":[112],"communication":[113],"delays.":[114],"Also":[115],"this":[117],"paper":[118],"it":[119],"presented":[121],"practical":[123],"study,":[124],"considering":[125],"distinct":[126],"levels":[127],"parallelism":[129],"demonstrate":[134],"its":[135],"influence":[136],"order":[138],"optimize":[140],"global":[141],"complexity":[143],"performance.":[145],"All":[146],"proposed":[147],"alternatives":[148],"were":[149],"designed":[150],"using":[151],"description":[153],"language":[154],"VHDL":[155],"implemented":[157],"into":[158],"commercial":[159],"FPGA":[160],"boards":[161],"obtain":[163],"experimental":[164],"results.":[165]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}