{"id":"https://openalex.org/W2072983623","doi":"https://doi.org/10.1109/vlsisoc.2010.5642678","title":"A low-power, high-speed DCT architecture for image compression: Principle and implementation","display_name":"A low-power, high-speed DCT architecture for image compression: Principle and implementation","publication_year":2010,"publication_date":"2010-09-01","ids":{"openalex":"https://openalex.org/W2072983623","doi":"https://doi.org/10.1109/vlsisoc.2010.5642678","mag":"2072983623"},"language":"en","primary_location":{"id":"doi:10.1109/vlsisoc.2010.5642678","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsisoc.2010.5642678","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 18th IEEE/IFIP International Conference on VLSI and System-on-Chip","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090388480","display_name":"Maher Jridi","orcid":"https://orcid.org/0000-0002-9316-7920"},"institutions":[{"id":"https://openalex.org/I3132279224","display_name":"Institut Sup\u00e9rieur de l'\u00c9lectronique et du Num\u00e9rique","ror":"https://ror.org/017h2rd72","country_code":"FR","type":"education","lineage":["https://openalex.org/I3132279224"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"M. Jridi","raw_affiliation_strings":["D\u00e9partement Opto\u00e9lectronique, Laboratoire ISEN-Brest, Brest, France","D\u00e9partement opto\u00e9lectronique, Laboratoire L@bISEN, 20 rue cuirass\u00e9 Bretagne CS 42807, 29228 Brest Cedex 2, France"],"affiliations":[{"raw_affiliation_string":"D\u00e9partement Opto\u00e9lectronique, Laboratoire ISEN-Brest, Brest, France","institution_ids":["https://openalex.org/I3132279224"]},{"raw_affiliation_string":"D\u00e9partement opto\u00e9lectronique, Laboratoire L@bISEN, 20 rue cuirass\u00e9 Bretagne CS 42807, 29228 Brest Cedex 2, France","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038885367","display_name":"Ayman Alfalou","orcid":"https://orcid.org/0000-0002-3965-4648"},"institutions":[{"id":"https://openalex.org/I3132279224","display_name":"Institut Sup\u00e9rieur de l'\u00c9lectronique et du Num\u00e9rique","ror":"https://ror.org/017h2rd72","country_code":"FR","type":"education","lineage":["https://openalex.org/I3132279224"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"A. Alfalou","raw_affiliation_strings":["D\u00e9partement Opto\u00e9lectronique, Laboratoire ISEN-Brest, Brest, France","D\u00e9partement opto\u00e9lectronique, Laboratoire L@bISEN, 20 rue cuirass\u00e9 Bretagne CS 42807, 29228 Brest Cedex 2, France"],"affiliations":[{"raw_affiliation_string":"D\u00e9partement Opto\u00e9lectronique, Laboratoire ISEN-Brest, Brest, France","institution_ids":["https://openalex.org/I3132279224"]},{"raw_affiliation_string":"D\u00e9partement opto\u00e9lectronique, Laboratoire L@bISEN, 20 rue cuirass\u00e9 Bretagne CS 42807, 29228 Brest Cedex 2, France","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5090388480"],"corresponding_institution_ids":["https://openalex.org/I3132279224"],"apc_list":null,"apc_paid":null,"fwci":3.34324583,"has_fulltext":false,"cited_by_count":24,"citation_normalized_percentile":{"value":0.92737068,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"304","last_page":"309"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/discrete-cosine-transform","display_name":"Discrete cosine transform","score":0.872492253780365},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.7177402377128601},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6340039968490601},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6235846281051636},{"id":"https://openalex.org/keywords/image-compression","display_name":"Image compression","score":0.6162527203559875},{"id":"https://openalex.org/keywords/data-compression","display_name":"Data compression","score":0.585158109664917},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.5066143274307251},{"id":"https://openalex.org/keywords/pixel","display_name":"Pixel","score":0.4444710612297058},{"id":"https://openalex.org/keywords/transform-coding","display_name":"Transform coding","score":0.4217727780342102},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.4177030920982361},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.39839136600494385},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.38228556513786316},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.36023539304733276},{"id":"https://openalex.org/keywords/image-processing","display_name":"Image processing","score":0.2577466368675232},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.23286694288253784},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.18606603145599365},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.0887666642665863},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07729873061180115}],"concepts":[{"id":"https://openalex.org/C2221639","wikidata":"https://www.wikidata.org/wiki/Q2877","display_name":"Discrete cosine transform","level":3,"score":0.872492253780365},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.7177402377128601},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6340039968490601},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6235846281051636},{"id":"https://openalex.org/C13481523","wikidata":"https://www.wikidata.org/wiki/Q412438","display_name":"Image compression","level":4,"score":0.6162527203559875},{"id":"https://openalex.org/C78548338","wikidata":"https://www.wikidata.org/wiki/Q2493","display_name":"Data compression","level":2,"score":0.585158109664917},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.5066143274307251},{"id":"https://openalex.org/C160633673","wikidata":"https://www.wikidata.org/wiki/Q355198","display_name":"Pixel","level":2,"score":0.4444710612297058},{"id":"https://openalex.org/C169805256","wikidata":"https://www.wikidata.org/wiki/Q1361381","display_name":"Transform coding","level":4,"score":0.4217727780342102},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.4177030920982361},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.39839136600494385},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38228556513786316},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.36023539304733276},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.2577466368675232},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.23286694288253784},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.18606603145599365},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0887666642665863},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07729873061180115},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsisoc.2010.5642678","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsisoc.2010.5642678","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 18th IEEE/IFIP International Conference on VLSI and System-on-Chip","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.6000000238418579}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1492910281","https://openalex.org/W1538664293","https://openalex.org/W1757537413","https://openalex.org/W1916685473","https://openalex.org/W1979520507","https://openalex.org/W2053257054","https://openalex.org/W2056049422","https://openalex.org/W2058808467","https://openalex.org/W2076513987","https://openalex.org/W2095603848","https://openalex.org/W2118294079","https://openalex.org/W2129788823","https://openalex.org/W2131256658","https://openalex.org/W2142980655","https://openalex.org/W2154656381","https://openalex.org/W2158664566","https://openalex.org/W2164910164","https://openalex.org/W2167942214","https://openalex.org/W2534913894","https://openalex.org/W2559887101"],"related_works":["https://openalex.org/W2094583657","https://openalex.org/W1594300462","https://openalex.org/W2158009109","https://openalex.org/W1606460848","https://openalex.org/W1706111048","https://openalex.org/W2129927873","https://openalex.org/W2772846670","https://openalex.org/W2112852877","https://openalex.org/W2034796835","https://openalex.org/W3188631569"],"abstract_inverted_index":{"We":[0],"present":[1],"a":[2,101,125],"new":[3,102],"design":[4],"of":[5,38,59,83,84,97,129,135],"low-power":[6],"and":[7,41,87,124],"high-speed":[8],"Discrete":[9],"Cosine":[10],"Transform":[11],"(DCT)":[12],"for":[13,48],"image":[14,31],"compression":[15,27],"to":[16,32,63],"be":[17,33,90],"implemented":[18],"on":[19,55,75,105],"Field":[20],"Programmable":[21],"Gate":[22],"Arrays":[23],"(FPGAs).":[24],"The":[25,50],"proposed":[26],"method":[28],"converts":[29],"the":[30,56,60,65,81,95,116],"compressed":[34],"in":[35,138],"many":[36],"lines":[37],"8":[39],"pixels":[40],"then":[42],"applies":[43],"our":[44],"optimized":[45],"1D-DCT":[46],"algorithm":[47],"compression.":[49],"DCT":[51,66],"optimization":[52],"is":[53,110],"based":[54,74,104],"hardware":[57],"simplification":[58],"multipliers":[61,73],"used":[62],"compute":[64],"coefficients.":[67],"In":[68],"fact,":[69],"by":[70],"using":[71],"constant":[72],"Canonical":[76],"Signed":[77],"Digit":[78],"(CSD)":[79],"encoding,":[80],"number":[82,96],"adders,":[85],"subtracters":[86],"registers":[88],"will":[89],"minimum.":[91],"To":[92],"further":[93],"decrease":[94],"required":[98],"arithmetic":[99],"operators,":[100],"technique":[103],"Common":[106],"Subexpression":[107],"Elimination":[108],"(CSE)":[109],"examined.":[111],"FPGA":[112],"implementations":[113],"prove":[114],"that":[115],"CSE":[117],"implies":[118],"less":[119,121],"computations,":[120],"material":[122],"complexity":[123],"dynamic":[126],"power":[127],"saving":[128],"about":[130],"22%":[131],"at":[132],"110":[133],"MHz":[134],"clock":[136],"frequency":[137],"Spartan3E":[139],"device.":[140]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}