{"id":"https://openalex.org/W2079098437","doi":"https://doi.org/10.1109/vlsisoc.2010.5642631","title":"Synchronous elasticization: Considerations for correct implementation and MiniMIPS case study","display_name":"Synchronous elasticization: Considerations for correct implementation and MiniMIPS case study","publication_year":2010,"publication_date":"2010-09-01","ids":{"openalex":"https://openalex.org/W2079098437","doi":"https://doi.org/10.1109/vlsisoc.2010.5642631","mag":"2079098437"},"language":"en","primary_location":{"id":"doi:10.1109/vlsisoc.2010.5642631","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsisoc.2010.5642631","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 18th IEEE/IFIP International Conference on VLSI and System-on-Chip","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025700944","display_name":"Eliyah Kilada","orcid":null},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Eliyah Kilada","raw_affiliation_strings":["University of Utah, USA","University of Utah  USA"],"affiliations":[{"raw_affiliation_string":"University of Utah, USA","institution_ids":["https://openalex.org/I223532165"]},{"raw_affiliation_string":"University of Utah  USA","institution_ids":["https://openalex.org/I223532165"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000373910","display_name":"Shomit Das","orcid":"https://orcid.org/0009-0000-8001-5517"},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shomit Das","raw_affiliation_strings":["University of Utah, USA","University of Utah  USA"],"affiliations":[{"raw_affiliation_string":"University of Utah, USA","institution_ids":["https://openalex.org/I223532165"]},{"raw_affiliation_string":"University of Utah  USA","institution_ids":["https://openalex.org/I223532165"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113695022","display_name":"Kenneth S. Stevens","orcid":null},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kenneth Stevens","raw_affiliation_strings":["University of Utah, USA","University of Utah  USA"],"affiliations":[{"raw_affiliation_string":"University of Utah, USA","institution_ids":["https://openalex.org/I223532165"]},{"raw_affiliation_string":"University of Utah  USA","institution_ids":["https://openalex.org/I223532165"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5025700944"],"corresponding_institution_ids":["https://openalex.org/I223532165"],"apc_list":null,"apc_paid":null,"fwci":1.5161,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.83778253,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"7","last_page":"12"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8070158958435059},{"id":"https://openalex.org/keywords/idle","display_name":"Idle","score":0.688498854637146},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.681459367275238},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6647082567214966},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.6409233808517456},{"id":"https://openalex.org/keywords/modularity","display_name":"Modularity (biology)","score":0.535523533821106},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.5272150039672852},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4838241934776306},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.47024884819984436},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3997388780117035},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3382933735847473},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.20239853858947754}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8070158958435059},{"id":"https://openalex.org/C16320812","wikidata":"https://www.wikidata.org/wiki/Q1812200","display_name":"Idle","level":2,"score":0.688498854637146},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.681459367275238},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6647082567214966},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.6409233808517456},{"id":"https://openalex.org/C2779478453","wikidata":"https://www.wikidata.org/wiki/Q6889748","display_name":"Modularity (biology)","level":2,"score":0.535523533821106},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5272150039672852},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4838241934776306},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.47024884819984436},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3997388780117035},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3382933735847473},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.20239853858947754},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C54355233","wikidata":"https://www.wikidata.org/wiki/Q7162","display_name":"Genetics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/vlsisoc.2010.5642631","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsisoc.2010.5642631","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 18th IEEE/IFIP International Conference on VLSI and System-on-Chip","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.172.6054","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.172.6054","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.kdstevens.com/%7Estevens/docs/ifip-vlsi10.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W207171790","https://openalex.org/W1999823427","https://openalex.org/W2009655251","https://openalex.org/W2104869032","https://openalex.org/W2105782051","https://openalex.org/W2120062652","https://openalex.org/W2134861971","https://openalex.org/W2137541450","https://openalex.org/W2160566592","https://openalex.org/W2296755579","https://openalex.org/W4243513274","https://openalex.org/W4253316163","https://openalex.org/W6675881260"],"related_works":["https://openalex.org/W2974485871","https://openalex.org/W1577119738","https://openalex.org/W2908872315","https://openalex.org/W4230687177","https://openalex.org/W1600399803","https://openalex.org/W4235210722","https://openalex.org/W1968829728","https://openalex.org/W2349859869","https://openalex.org/W4388633481","https://openalex.org/W2120447654"],"abstract_inverted_index":{"Latency":[0],"insensitivity":[1],"is":[2,25],"a":[3,37,79,83,88,141],"promising":[4],"design":[5],"paradigm":[6],"in":[7,68,87,96,113,159,164],"the":[8,53,69,120,150,160,165],"nanometer":[9],"era":[10],"since":[11],"it":[12],"has":[13],"potential":[14],"benefits":[15],"of":[16,30,46,55,82,104,122,154,162],"increased":[17],"modularity":[18],"and":[19,63,98,100,107],"robustness":[20],"to":[21,130,136,144],"variations.":[22],"Synchronous":[23],"elasticization":[24,76,94],"one":[26,128],"approach":[27],"(among":[28],"others)":[29],"transforming":[31],"an":[32],"ordinary":[33],"clocked":[34],"circuit":[35],"into":[36,140],"latency":[38],"insensitive":[39],"design.":[40],"This":[41],"paper":[42],"presents":[43],"practical":[44],"considerations":[45],"elasticizing":[47],"reconvergent":[48],"fanouts.":[49],"It":[50],"also":[51],"investigates":[52],"suitability":[54],"previously":[56],"published":[57],"as":[58,60],"well":[59],"new":[61],"join":[62],"fork":[64],"implementations":[65],"for":[66],"usage":[67],"elastic":[70],"control":[71],"network.":[72],"We":[73,147],"demonstrate":[74],"that":[75,93,125],"comes":[77],"at":[78],"cost.":[80],"Measurements":[81],"MiniMIPS":[84],"processor":[85],"fabricated":[86],"0.5":[89],"\u03bcm":[90],"node":[91],"show":[92,149],"results":[95],"area":[97],"dynamic":[99],"idle":[101],"power":[102],"penalties":[103],"29%,":[105],"13%":[106],"58.3%,":[108],"respectively,":[109],"without":[110],"any":[111],"loss":[112],"performance.":[114],"These":[115],"measurements":[116],"do":[117],"not":[118],"exploit":[119],"capability":[121],"pipeline":[123,142],"bubbles":[124,139,163],"occur":[126],"if":[127],"needs":[129],"have":[131],"unpredictable":[132],"interface":[133],"latency,":[134],"or":[135],"insert":[137],"extra":[138],"due":[143],"wire":[145],"delays.":[146],"finally":[148],"architectural":[151],"performance":[152],"advantage":[153],"eager":[155],"over":[156],"lazy":[157],"protocols":[158],"presence":[161],"MiniMIPS.":[166]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}