{"id":"https://openalex.org/W2026257206","doi":"https://doi.org/10.1109/vlsisoc.2010.5642623","title":"Enhancing post-silicon processor debug with Incremental Cache state Dumping","display_name":"Enhancing post-silicon processor debug with Incremental Cache state Dumping","publication_year":2010,"publication_date":"2010-09-01","ids":{"openalex":"https://openalex.org/W2026257206","doi":"https://doi.org/10.1109/vlsisoc.2010.5642623","mag":"2026257206"},"language":"en","primary_location":{"id":"doi:10.1109/vlsisoc.2010.5642623","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsisoc.2010.5642623","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 18th IEEE/IFIP International Conference on VLSI and System-on-Chip","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027215692","display_name":"Preeti Ranjan Panda","orcid":"https://orcid.org/0000-0002-2508-7531"},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Preeti Ranjan Panda","raw_affiliation_strings":["Department of Computer Science and Engineering, Indian Institute of Technology Delhi, New Delhi, India","Department of Computer Science and Engineering, Indian Institute of Technology Delhi, Hauz Khas, New Delhi-110016, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Indian Institute of Technology Delhi, New Delhi, India","institution_ids":["https://openalex.org/I68891433"]},{"raw_affiliation_string":"Department of Computer Science and Engineering, Indian Institute of Technology Delhi, Hauz Khas, New Delhi-110016, India","institution_ids":["https://openalex.org/I68891433"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047713043","display_name":"Anant Vishnoi","orcid":null},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Anant Vishnoi","raw_affiliation_strings":["Department of Computer Science and Engineering, Indian Institute of Technology Delhi, New Delhi, India","Department of Computer Science and Engineering, Indian Institute of Technology Delhi, Hauz Khas, New Delhi-110016, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Indian Institute of Technology Delhi, New Delhi, India","institution_ids":["https://openalex.org/I68891433"]},{"raw_affiliation_string":"Department of Computer Science and Engineering, Indian Institute of Technology Delhi, Hauz Khas, New Delhi-110016, India","institution_ids":["https://openalex.org/I68891433"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102857440","display_name":"S. Balakrishnan","orcid":"https://orcid.org/0009-0000-2568-0151"},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"M. Balakrishnan","raw_affiliation_strings":["Department of Computer Science and Engineering, Indian Institute of Technology Delhi, New Delhi, India","Department of Computer Science and Engineering, Indian Institute of Technology Delhi, Hauz Khas, New Delhi-110016, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Indian Institute of Technology Delhi, New Delhi, India","institution_ids":["https://openalex.org/I68891433"]},{"raw_affiliation_string":"Department of Computer Science and Engineering, Indian Institute of Technology Delhi, Hauz Khas, New Delhi-110016, India","institution_ids":["https://openalex.org/I68891433"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.10473978,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"55","last_page":"60"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.808983325958252},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.769145131111145},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7375221848487854},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.5321734547615051},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5268422961235046},{"id":"https://openalex.org/keywords/pipeline-burst-cache","display_name":"Pipeline burst cache","score":0.5184326171875},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.5040909051895142},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.48930785059928894},{"id":"https://openalex.org/keywords/page-cache","display_name":"Page cache","score":0.44553497433662415},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.43990808725357056},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.4360314607620239},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.43151426315307617},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4040777087211609},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3895326852798462},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3788822889328003},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.05680778622627258}],"concepts":[{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.808983325958252},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.769145131111145},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7375221848487854},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.5321734547615051},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5268422961235046},{"id":"https://openalex.org/C157547923","wikidata":"https://www.wikidata.org/wiki/Q7197276","display_name":"Pipeline burst cache","level":5,"score":0.5184326171875},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.5040909051895142},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.48930785059928894},{"id":"https://openalex.org/C36340418","wikidata":"https://www.wikidata.org/wiki/Q7124288","display_name":"Page cache","level":5,"score":0.44553497433662415},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.43990808725357056},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.4360314607620239},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.43151426315307617},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4040777087211609},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3895326852798462},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3788822889328003},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.05680778622627258},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsisoc.2010.5642623","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsisoc.2010.5642623","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 18th IEEE/IFIP International Conference on VLSI and System-on-Chip","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.6200000047683716,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W1976494130","https://openalex.org/W1992271541","https://openalex.org/W2032094184","https://openalex.org/W2083223075","https://openalex.org/W2104298686","https://openalex.org/W2106883354","https://openalex.org/W2108142671","https://openalex.org/W2116961404","https://openalex.org/W2120263045","https://openalex.org/W2123198997","https://openalex.org/W2124918600","https://openalex.org/W2131017271","https://openalex.org/W2131121212","https://openalex.org/W2145913625","https://openalex.org/W2148960378","https://openalex.org/W2156204788","https://openalex.org/W2159270821","https://openalex.org/W2161425874","https://openalex.org/W2162979607","https://openalex.org/W2555711677","https://openalex.org/W3147383607","https://openalex.org/W3149730125","https://openalex.org/W4233443167","https://openalex.org/W4234059337","https://openalex.org/W4242031573","https://openalex.org/W4243200998","https://openalex.org/W4250644124","https://openalex.org/W6676334032","https://openalex.org/W6677597770","https://openalex.org/W6678091135","https://openalex.org/W6679799046","https://openalex.org/W6832511200"],"related_works":["https://openalex.org/W2072955902","https://openalex.org/W2399041033","https://openalex.org/W2162744059","https://openalex.org/W3140186264","https://openalex.org/W1988497841","https://openalex.org/W2088347047","https://openalex.org/W2404820046","https://openalex.org/W1576527819","https://openalex.org/W4247823503","https://openalex.org/W2000122388"],"abstract_inverted_index":{"During":[0],"post-silicon":[1],"validation/debug":[2],"of":[3,52,76,135],"processors,":[4],"it":[5],"is":[6,26,36,65,98],"common":[7],"to":[8,29,71,100,132],"alternate":[9],"between":[10],"two":[11,88],"phases:":[12],"processor":[13,24,97],"execution":[14,102],"and":[15,111,127,137,141],"state":[16,19,25],"dump.":[17,85],"The":[18,63],"dump,":[20],"where":[21],"the":[22,50,60,74,77,83,96,104,128],"entire":[23],"dumped":[27,55,126],"off-chip":[28],"a":[30,37,42,119],"logic":[31],"analyzer":[32],"for":[33,44,139],"further":[34],"processing,":[35],"major":[38],"bottleneck.":[39],"We":[40,86,117],"present":[41],"technique":[43],"improving":[45],"debug":[46],"efficiency":[47],"by":[48,67],"reducing":[49],"volume":[51],"cache":[53,78,124],"data":[54],"off-chip,":[56],"while":[57],"still":[58],"capturing":[59],"complete":[61],"state.":[62],"reduction":[64,121],"achieved":[66],"introducing":[68],"hardware":[69],"mechanisms":[70],"transmit":[72],"only":[73],"portion":[75],"that":[79],"was":[80],"updated":[81],"since":[82],"last":[84],"propose":[87],"design":[89],"alternatives":[90],"based":[91],"on":[92],"whether":[93],"or":[94],"not":[95],"permitted":[99],"continue":[101],"during":[103],"dump:":[105],"Blocking":[106],"Incremental":[107,113],"Cache":[108,114],"Dumping":[109,115],"(BICD)":[110],"Non-blocking":[112],"(NICD).":[116],"observe":[118],"64%":[120],"in":[122],"overall":[123],"lines":[125],"dump":[129],"time":[130],"reduces":[131],"an":[133],"average":[134],"16.8%":[136],"0.0002%":[138],"BICD":[140],"NICD":[142],"respectively.":[143]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}