{"id":"https://openalex.org/W2067930068","doi":"https://doi.org/10.1109/vlsisoc.2010.5642621","title":"Power-aware FPGA routing fabrics and design tools","display_name":"Power-aware FPGA routing fabrics and design tools","publication_year":2010,"publication_date":"2010-09-01","ids":{"openalex":"https://openalex.org/W2067930068","doi":"https://doi.org/10.1109/vlsisoc.2010.5642621","mag":"2067930068"},"language":"en","primary_location":{"id":"doi:10.1109/vlsisoc.2010.5642621","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsisoc.2010.5642621","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 18th IEEE/IFIP International Conference on VLSI and System-on-Chip","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112214279","display_name":"Shoichi NISHIDA","orcid":null},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Shoichi Nishida","raw_affiliation_strings":["Graduate School of Science and Technology, Kumamoto University, Kumamoto, Japan","Graduate School of Science and Technology, Kumamoto University, 2-39-1 Kurokami, Kumamoto-shi 860-8555, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, Kumamoto, Japan","institution_ids":["https://openalex.org/I96036126"]},{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, 2-39-1 Kurokami, Kumamoto-shi 860-8555, Japan","institution_ids":["https://openalex.org/I96036126"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035455922","display_name":"Jyunya Eto","orcid":null},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Jyunya Eto","raw_affiliation_strings":["Graduate School of Science and Technology, Kumamoto University, Kumamoto, Japan","Graduate School of Science and Technology, Kumamoto University, 2-39-1 Kurokami, Kumamoto-shi 860-8555, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, Kumamoto, Japan","institution_ids":["https://openalex.org/I96036126"]},{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, 2-39-1 Kurokami, Kumamoto-shi 860-8555, Japan","institution_ids":["https://openalex.org/I96036126"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012465812","display_name":"Motoki Amagasaki","orcid":"https://orcid.org/0000-0002-5196-9765"},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Motoki Amagasaki","raw_affiliation_strings":["Graduate School of Science and Technology, Kumamoto University, Kumamoto, Japan","Graduate School of Science and Technology, Kumamoto University, 2-39-1 Kurokami, Kumamoto-shi 860-8555, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, Kumamoto, Japan","institution_ids":["https://openalex.org/I96036126"]},{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, 2-39-1 Kurokami, Kumamoto-shi 860-8555, Japan","institution_ids":["https://openalex.org/I96036126"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059705629","display_name":"Masahiro Iida","orcid":"https://orcid.org/0000-0002-9654-2319"},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masahiro Iida","raw_affiliation_strings":["Graduate School of Science and Technology, Kumamoto University, Kumamoto, Japan","Graduate School of Science and Technology, Kumamoto University, 2-39-1 Kurokami, Kumamoto-shi 860-8555, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, Kumamoto, Japan","institution_ids":["https://openalex.org/I96036126"]},{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, 2-39-1 Kurokami, Kumamoto-shi 860-8555, Japan","institution_ids":["https://openalex.org/I96036126"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109427367","display_name":"Morihiro Kuga","orcid":null},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Morihiro Kuga","raw_affiliation_strings":["Graduate School of Science and Technology, Kumamoto University, Kumamoto, Japan","Graduate School of Science and Technology, Kumamoto University, 2-39-1 Kurokami, Kumamoto-shi 860-8555, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, Kumamoto, Japan","institution_ids":["https://openalex.org/I96036126"]},{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, 2-39-1 Kurokami, Kumamoto-shi 860-8555, Japan","institution_ids":["https://openalex.org/I96036126"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031401749","display_name":"Toshinori Sueyoshi","orcid":null},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Toshinori Sueyoshi","raw_affiliation_strings":["Graduate School of Science and Technology, Kumamoto University, Kumamoto, Japan","Graduate School of Science and Technology, Kumamoto University, 2-39-1 Kurokami, Kumamoto-shi 860-8555, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, Kumamoto, Japan","institution_ids":["https://openalex.org/I96036126"]},{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, 2-39-1 Kurokami, Kumamoto-shi 860-8555, Japan","institution_ids":["https://openalex.org/I96036126"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5112214279"],"corresponding_institution_ids":["https://openalex.org/I96036126"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.12933886,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"6","issue":null,"first_page":"67","last_page":"72"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7844991683959961},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7578060626983643},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7055578231811523},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.5157561302185059},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4521186947822571},{"id":"https://openalex.org/keywords/static-routing","display_name":"Static routing","score":0.41054603457450867},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3246039152145386},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.30850711464881897}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7844991683959961},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7578060626983643},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7055578231811523},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.5157561302185059},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4521186947822571},{"id":"https://openalex.org/C204948658","wikidata":"https://www.wikidata.org/wiki/Q1119410","display_name":"Static routing","level":4,"score":0.41054603457450867},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3246039152145386},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.30850711464881897}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsisoc.2010.5642621","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsisoc.2010.5642621","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 18th IEEE/IFIP International Conference on VLSI and System-on-Chip","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8799999952316284,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322832","display_name":"University of Tokyo","ror":"https://ror.org/057zh3y96"},{"id":"https://openalex.org/F4320332502","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1557877906","https://openalex.org/W1573579329","https://openalex.org/W1597088765","https://openalex.org/W2001824086","https://openalex.org/W2019789576","https://openalex.org/W2032332507","https://openalex.org/W2077892593","https://openalex.org/W2095431940","https://openalex.org/W2095558812","https://openalex.org/W2111756578","https://openalex.org/W2128473621","https://openalex.org/W2137769675","https://openalex.org/W2139637699","https://openalex.org/W2140979102","https://openalex.org/W2141752451","https://openalex.org/W2150281391","https://openalex.org/W2593342313","https://openalex.org/W4246961877","https://openalex.org/W4254962106","https://openalex.org/W4285719527","https://openalex.org/W6633444049","https://openalex.org/W6634264458","https://openalex.org/W6734367486"],"related_works":["https://openalex.org/W2110265185","https://openalex.org/W3146360095","https://openalex.org/W2184011203","https://openalex.org/W2784097135","https://openalex.org/W2406177692","https://openalex.org/W4252660273","https://openalex.org/W1976154696","https://openalex.org/W4247948903","https://openalex.org/W2108092114","https://openalex.org/W2998637246"],"abstract_inverted_index":{"The":[0],"performance":[1],"of":[2,30,48,100,129],"field-programmable":[3],"gate":[4],"arrays":[5],"(FPGAs)":[6],"has":[7],"been":[8],"significantly":[9],"improved":[10,105],"due":[11],"to":[12,62,68,78,106],"a":[13,34,124],"new":[14,24],"process":[15],"technology.":[16],"However,":[17],"several":[18],"problems":[19],"have":[20,39],"arisen":[21],"in":[22,60,91],"the":[23,28,46,50,70,84,95,101,108,115,134,141],"generation":[25],"FPGAs.":[26,92],"Specifically,":[27],"issue":[29],"power":[31,71,116,126],"consumption":[32,127],"is":[33,83],"serious":[35],"issue,":[36],"because":[37],"FPGAs":[38],"many":[40],"routing":[41,52,85,98,109,143],"resources.":[42],"We":[43],"report":[44,112],"on":[45,121],"improvement":[47,128,136],"both":[49],"FPGA":[51],"structure":[53,86,144],"and":[54,97,133,145],"electronic":[55],"design":[56],"automation":[57],"(EDA)":[58],"tools":[59,103],"order":[61,67],"solve":[63],"this":[64],"issue.":[65],"In":[66,93],"reduce":[69],"consumption,":[72],"high":[73],"activity":[74],"nets":[75],"are":[76,104],"assigned":[77],"low":[79],"load":[80],"lines,":[81],"which":[82],"used":[87],"for":[88],"small-world":[89],"networks":[90],"addition,":[94],"clustering":[96],"algorithms":[99],"EDA":[102,146],"complement":[107],"structure.":[110],"This":[111],"demonstrates":[113],"that":[114],"can":[117],"be":[118],"reduced.":[119],"Based":[120],"evaluation":[122],"results,":[123],"maximum":[125],"48.4%":[130],"was":[131,137],"obtained,":[132],"average":[135],"22.9%":[138],"when":[139],"using":[140],"proposed":[142],"tools.":[147]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}