{"id":"https://openalex.org/W2054411746","doi":"https://doi.org/10.1109/vlsisoc.2010.5642616","title":"Reduction of process variation effect on FPGAs using multiple configurations","display_name":"Reduction of process variation effect on FPGAs using multiple configurations","publication_year":2010,"publication_date":"2010-09-01","ids":{"openalex":"https://openalex.org/W2054411746","doi":"https://doi.org/10.1109/vlsisoc.2010.5642616","mag":"2054411746"},"language":"en","primary_location":{"id":"doi:10.1109/vlsisoc.2010.5642616","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsisoc.2010.5642616","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 18th IEEE/IFIP International Conference on VLSI and System-on-Chip","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060867843","display_name":"Delasa Aghamirzaie","orcid":null},"institutions":[{"id":"https://openalex.org/I158248296","display_name":"Amirkabir University of Technology","ror":"https://ror.org/04gzbav43","country_code":"IR","type":"education","lineage":["https://openalex.org/I158248296"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Delasa Aghamirzaie","raw_affiliation_strings":["Department of Computer Engineering, Amirkabir University of Technology, Tehran, Iran","Department of Computer Engineering, Amirkabir University of Technology, Tehran, Iran#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Amirkabir University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I158248296"]},{"raw_affiliation_string":"Department of Computer Engineering, Amirkabir University of Technology, Tehran, Iran#TAB#","institution_ids":["https://openalex.org/I158248296"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028222471","display_name":"Seyyed Ahmad Razavi","orcid":null},"institutions":[{"id":"https://openalex.org/I158248296","display_name":"Amirkabir University of Technology","ror":"https://ror.org/04gzbav43","country_code":"IR","type":"education","lineage":["https://openalex.org/I158248296"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Seyyed Ahmad Razavi","raw_affiliation_strings":["Department of Computer Engineering, Amirkabir University of Technology, Tehran, Iran","Department of Computer Engineering, Amirkabir University of Technology, Tehran, Iran#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Amirkabir University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I158248296"]},{"raw_affiliation_string":"Department of Computer Engineering, Amirkabir University of Technology, Tehran, Iran#TAB#","institution_ids":["https://openalex.org/I158248296"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075732511","display_name":"Morteza Saheb Zamani","orcid":"https://orcid.org/0000-0002-0826-1091"},"institutions":[{"id":"https://openalex.org/I158248296","display_name":"Amirkabir University of Technology","ror":"https://ror.org/04gzbav43","country_code":"IR","type":"education","lineage":["https://openalex.org/I158248296"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Morteza Saheb Zamani","raw_affiliation_strings":["Department of Computer Engineering, Amirkabir University of Technology, Tehran, Iran","Department of Computer Engineering, Amirkabir University of Technology, Tehran, Iran#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Amirkabir University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I158248296"]},{"raw_affiliation_string":"Department of Computer Engineering, Amirkabir University of Technology, Tehran, Iran#TAB#","institution_ids":["https://openalex.org/I158248296"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012820751","display_name":"Mahdi Nabiyouni","orcid":null},"institutions":[{"id":"https://openalex.org/I158248296","display_name":"Amirkabir University of Technology","ror":"https://ror.org/04gzbav43","country_code":"IR","type":"education","lineage":["https://openalex.org/I158248296"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Mahdi Nabiyouni","raw_affiliation_strings":["Department of Computer Engineering, Amirkabir University of Technology, Tehran, Iran","Department of Computer Engineering, Amirkabir University of Technology, Tehran, Iran#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Amirkabir University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I158248296"]},{"raw_affiliation_string":"Department of Computer Engineering, Amirkabir University of Technology, Tehran, Iran#TAB#","institution_ids":["https://openalex.org/I158248296"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5060867843"],"corresponding_institution_ids":["https://openalex.org/I158248296"],"apc_list":null,"apc_paid":null,"fwci":0.5773,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.71663203,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"85","last_page":"90"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-for-manufacturability","display_name":"Design for manufacturability","score":0.815991997718811},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7668540477752686},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.7207154035568237},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7043477892875671},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.6618695259094238},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5999017953872681},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5422247052192688},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.5356810688972473},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5234814882278442},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.47537174820899963},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.4740954339504242},{"id":"https://openalex.org/keywords/variation","display_name":"Variation (astronomy)","score":0.4583030045032501},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.43007558584213257},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.35926732420921326},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.34282779693603516},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.30477088689804077},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.2843221426010132},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2519686222076416},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1888999044895172},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18348127603530884},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10159197449684143}],"concepts":[{"id":"https://openalex.org/C62064638","wikidata":"https://www.wikidata.org/wiki/Q553878","display_name":"Design for manufacturability","level":2,"score":0.815991997718811},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7668540477752686},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.7207154035568237},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7043477892875671},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.6618695259094238},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5999017953872681},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5422247052192688},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.5356810688972473},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5234814882278442},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.47537174820899963},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.4740954339504242},{"id":"https://openalex.org/C2778334786","wikidata":"https://www.wikidata.org/wiki/Q1586270","display_name":"Variation (astronomy)","level":2,"score":0.4583030045032501},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.43007558584213257},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.35926732420921326},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.34282779693603516},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.30477088689804077},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.2843221426010132},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2519686222076416},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1888999044895172},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18348127603530884},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10159197449684143},{"id":"https://openalex.org/C44870925","wikidata":"https://www.wikidata.org/wiki/Q37547","display_name":"Astrophysics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsisoc.2010.5642616","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsisoc.2010.5642616","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 18th IEEE/IFIP International Conference on VLSI and System-on-Chip","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W306641292","https://openalex.org/W1967709031","https://openalex.org/W1978700278","https://openalex.org/W2084083833","https://openalex.org/W2126460975","https://openalex.org/W2139637699","https://openalex.org/W2150283124","https://openalex.org/W2155042027","https://openalex.org/W2160181362","https://openalex.org/W2161359960","https://openalex.org/W6680692090"],"related_works":["https://openalex.org/W1995056098","https://openalex.org/W4235807419","https://openalex.org/W2126460975","https://openalex.org/W2144633290","https://openalex.org/W2132668926","https://openalex.org/W2550704533","https://openalex.org/W1859946853","https://openalex.org/W2030852227","https://openalex.org/W2976181145","https://openalex.org/W2129468521"],"abstract_inverted_index":{"In":[0,15],"recent":[1],"years,":[2],"parameter":[3],"variations":[4,104],"present":[5],"critical":[6,56,110],"challenges":[7],"for":[8,21],"manufacturability":[9],"and":[10,36,66,93,98,105],"yield":[11,25,88],"on":[12],"integrated":[13],"circuits.":[14],"this":[16],"paper,":[17],"a":[18,49,81],"new":[19],"method":[20,85],"improving":[22],"the":[23,74,119],"timing":[24,87],"of":[26,44,51,63],"field":[27],"programmable":[28],"gate":[29],"array":[30],"(FPGA)":[31],"devices":[32],"affected":[33],"by":[34,89,115],"random":[35,65],"systematic":[37,67,103],"within-die":[38],"variation":[39,68],"is":[40,59,78,113],"proposed.":[41],"By":[42],"selection":[43],"an":[45],"appropriate":[46],"configuration":[47],"from":[48],"set":[50],"functionally":[52],"equivalent":[53],"configurations":[54],"average":[55,109],"path":[57,111],"delay":[58,112],"reduced":[60,114],"under":[61],"conditions":[62],"large":[64],"considering":[69],"spatial":[70,106],"correlation.":[71,107],"Compared":[72],"to":[73,80,101,118],"previous":[75,120],"approach":[76],"which":[77],"limited":[79],"fixed":[82],"placement,":[83,131],"our":[84],"improves":[86],"attempting":[90],"several":[91],"placements":[92],"routings":[94],"without":[95],"lengthy":[96],"placement":[97],"routing":[99,132],"phases":[100],"handle":[102],"The":[108],"7%":[116],"compared":[117],"work":[121],"over":[122],"20":[123],"MCNC":[124],"benchmarks.":[125],"General":[126],"Terms:":[127],"FPGA,":[128],"process":[129],"variation,":[130]},"counts_by_year":[{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}