{"id":"https://openalex.org/W1988357909","doi":"https://doi.org/10.1109/vlsisoc.2010.5642614","title":"Synchronous duty cycle correction circuit","display_name":"Synchronous duty cycle correction circuit","publication_year":2010,"publication_date":"2010-09-01","ids":{"openalex":"https://openalex.org/W1988357909","doi":"https://doi.org/10.1109/vlsisoc.2010.5642614","mag":"1988357909"},"language":"en","primary_location":{"id":"doi:10.1109/vlsisoc.2010.5642614","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsisoc.2010.5642614","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 18th IEEE/IFIP International Conference on VLSI and System-on-Chip","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033919783","display_name":"Sergey Sofer","orcid":null},"institutions":[{"id":"https://openalex.org/I166937679","display_name":"Shenkar College of Engineering and Design","ror":"https://ror.org/003s3dn82","country_code":"IL","type":"education","lineage":["https://openalex.org/I166937679"]}],"countries":["IL"],"is_corresponding":true,"raw_author_name":"Sergey Sofer","raw_affiliation_strings":["Freescale Semiconductor Israel Limited, Herzliya, Israel","Freescale Semiconductor Israel Ltd., 1 Shenkar St. Herzelia Industrial Zone P.O. Box 2208, 46120, Israel"],"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor Israel Limited, Herzliya, Israel","institution_ids":[]},{"raw_affiliation_string":"Freescale Semiconductor Israel Ltd., 1 Shenkar St. Herzelia Industrial Zone P.O. Box 2208, 46120, Israel","institution_ids":["https://openalex.org/I166937679"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062662086","display_name":"V. Yu. Neiman","orcid":null},"institutions":[{"id":"https://openalex.org/I166937679","display_name":"Shenkar College of Engineering and Design","ror":"https://ror.org/003s3dn82","country_code":"IL","type":"education","lineage":["https://openalex.org/I166937679"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Valery Neiman","raw_affiliation_strings":["Freescale Semiconductor Israel Limited, Herzliya, Israel","Freescale Semiconductor Israel Ltd., 1 Shenkar St. Herzelia Industrial Zone P.O. Box 2208, 46120, Israel"],"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor Israel Limited, Herzliya, Israel","institution_ids":[]},{"raw_affiliation_string":"Freescale Semiconductor Israel Ltd., 1 Shenkar St. Herzelia Industrial Zone P.O. Box 2208, 46120, Israel","institution_ids":["https://openalex.org/I166937679"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090811181","display_name":"Eyal Melamed-Cohen","orcid":null},"institutions":[{"id":"https://openalex.org/I166937679","display_name":"Shenkar College of Engineering and Design","ror":"https://ror.org/003s3dn82","country_code":"IL","type":"education","lineage":["https://openalex.org/I166937679"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Eyal Melamed-Cohen","raw_affiliation_strings":["Freescale Semiconductor Israel Limited, Herzliya, Israel","Freescale Semiconductor Israel Ltd., 1 Shenkar St. Herzelia Industrial Zone P.O. Box 2208, 46120, Israel"],"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor Israel Limited, Herzliya, Israel","institution_ids":[]},{"raw_affiliation_string":"Freescale Semiconductor Israel Ltd., 1 Shenkar St. Herzelia Industrial Zone P.O. Box 2208, 46120, Israel","institution_ids":["https://openalex.org/I166937679"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5033919783"],"corresponding_institution_ids":["https://openalex.org/I166937679"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.06985312,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"40","issue":null,"first_page":"96","last_page":"100"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.7999262809753418},{"id":"https://openalex.org/keywords/duty-cycle","display_name":"Duty cycle","score":0.755043625831604},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.57208251953125},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.5619776844978333},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5549366474151611},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.5322321057319641},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.4936843812465668},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4205944836139679},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.32465052604675293},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2949736416339874},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23919224739074707},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.16408133506774902}],"concepts":[{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.7999262809753418},{"id":"https://openalex.org/C199822604","wikidata":"https://www.wikidata.org/wiki/Q557120","display_name":"Duty cycle","level":3,"score":0.755043625831604},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.57208251953125},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.5619776844978333},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5549366474151611},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.5322321057319641},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.4936843812465668},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4205944836139679},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.32465052604675293},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2949736416339874},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23919224739074707},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.16408133506774902}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsisoc.2010.5642614","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsisoc.2010.5642614","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 18th IEEE/IFIP International Conference on VLSI and System-on-Chip","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.5899999737739563}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2000982117","https://openalex.org/W2082551147","https://openalex.org/W2121391506","https://openalex.org/W2125024941","https://openalex.org/W2133705543","https://openalex.org/W2163095973","https://openalex.org/W6678177138"],"related_works":["https://openalex.org/W4386968318","https://openalex.org/W2052455055","https://openalex.org/W2169622190","https://openalex.org/W1506442459","https://openalex.org/W2090237663","https://openalex.org/W2122646466","https://openalex.org/W2377749234","https://openalex.org/W364924225","https://openalex.org/W2078264798","https://openalex.org/W1865286884"],"abstract_inverted_index":{"A":[0],"duty":[1,31,49,106],"cycle":[2,50],"correction":[3],"(DCC)":[4],"circuit":[5,20,36,42,54,82],"with":[6],"deterministic":[7,58],"clock":[8,30,68,86,95],"insertion":[9,21],"delay":[10,22,59,96],"is":[11,43],"presented.":[12],"To":[13],"neutralize":[14],"the":[15,18,25,38,41,47,53,64,81,84,93],"ambiguity":[16],"of":[17,28,40,63,80],"DCC":[19],"induced":[23],"by":[24],"wide":[26],"range":[27,51],"input":[29,39,48,65],"cycle,":[32],"a":[33,90],"signal":[34],"differentiating":[35],"at":[37],"used":[44],"which":[45],"narrows":[46],"to":[52],"core.":[55],"We":[56],"achieved":[57],"between":[60],"rising":[61],"edges":[62],"and":[66,103],"output":[67],"signals,":[69],"defined":[70],"as":[71],"four":[72],"inverting":[73],"stages":[74],"only,":[75],"that":[76],"allowed":[77],"successful":[78],"integration":[79],"into":[83],"custom":[85],"tree":[87],"structure":[88],"in":[89],"system-on-chip,":[91],"keeping":[92],"same":[94],"for":[97],"all":[98],"its":[99],"branches:":[100],"having":[101],"corrected":[102,105],"not":[104],"cycle.":[107]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}