{"id":"https://openalex.org/W2047705211","doi":"https://doi.org/10.1109/vlsisoc.2010.5642607","title":"Design and implementation of MPSoC single chip with butterfly network","display_name":"Design and implementation of MPSoC single chip with butterfly network","publication_year":2010,"publication_date":"2010-09-01","ids":{"openalex":"https://openalex.org/W2047705211","doi":"https://doi.org/10.1109/vlsisoc.2010.5642607","mag":"2047705211"},"language":"en","primary_location":{"id":"doi:10.1109/vlsisoc.2010.5642607","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsisoc.2010.5642607","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 18th IEEE/IFIP International Conference on VLSI and System-on-Chip","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076684291","display_name":"Khawla Hamwi","orcid":null},"institutions":[{"id":"https://openalex.org/I201181511","display_name":"\u00c9cole Nationale Sup\u00e9rieure de Techniques Avanc\u00e9es","ror":"https://ror.org/0309cs235","country_code":"FR","type":"education","lineage":["https://openalex.org/I201181511","https://openalex.org/I4210145102"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Khawla Hamwi","raw_affiliation_strings":["ENSTA Paristech, Paris, France","ENSTA ParisTech, 32 Bvd Victor 75739, FRANCE"],"affiliations":[{"raw_affiliation_string":"ENSTA Paristech, Paris, France","institution_ids":["https://openalex.org/I201181511"]},{"raw_affiliation_string":"ENSTA ParisTech, 32 Bvd Victor 75739, FRANCE","institution_ids":["https://openalex.org/I201181511"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113650812","display_name":"Omar Hammami","orcid":null},"institutions":[{"id":"https://openalex.org/I201181511","display_name":"\u00c9cole Nationale Sup\u00e9rieure de Techniques Avanc\u00e9es","ror":"https://ror.org/0309cs235","country_code":"FR","type":"education","lineage":["https://openalex.org/I201181511","https://openalex.org/I4210145102"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Omar Hammami","raw_affiliation_strings":["ENSTA Paristech, Paris, France","ENSTA ParisTech, 32 Bvd Victor 75739, FRANCE"],"affiliations":[{"raw_affiliation_string":"ENSTA Paristech, Paris, France","institution_ids":["https://openalex.org/I201181511"]},{"raw_affiliation_string":"ENSTA ParisTech, 32 Bvd Victor 75739, FRANCE","institution_ids":["https://openalex.org/I201181511"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5076684291"],"corresponding_institution_ids":["https://openalex.org/I201181511"],"apc_list":null,"apc_paid":null,"fwci":0.7122,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.7234333,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"43","issue":null,"first_page":"143","last_page":"148"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.9659920930862427},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.760238766670227},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.6702190637588501},{"id":"https://openalex.org/keywords/fast-fourier-transform","display_name":"Fast Fourier transform","score":0.620304524898529},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5990053415298462},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5782983899116516},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5458510518074036},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5443955063819885},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.5420376658439636},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5156041979789734},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5088756084442139},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.4407896399497986},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.42462143301963806},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.40570855140686035},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.16675570607185364},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11031129956245422},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08161669969558716},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.06772586703300476}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.9659920930862427},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.760238766670227},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.6702190637588501},{"id":"https://openalex.org/C75172450","wikidata":"https://www.wikidata.org/wiki/Q623950","display_name":"Fast Fourier transform","level":2,"score":0.620304524898529},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5990053415298462},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5782983899116516},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5458510518074036},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5443955063819885},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.5420376658439636},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5156041979789734},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5088756084442139},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.4407896399497986},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.42462143301963806},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.40570855140686035},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.16675570607185364},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11031129956245422},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08161669969558716},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.06772586703300476},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsisoc.2010.5642607","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsisoc.2010.5642607","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 18th IEEE/IFIP International Conference on VLSI and System-on-Chip","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.6600000262260437,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1501077214","https://openalex.org/W1580327099","https://openalex.org/W1835962749","https://openalex.org/W1967643283","https://openalex.org/W1991805453","https://openalex.org/W2114028286","https://openalex.org/W2127373103","https://openalex.org/W2163394971","https://openalex.org/W2169267787","https://openalex.org/W2497230668","https://openalex.org/W6642048299"],"related_works":["https://openalex.org/W4281711577","https://openalex.org/W2106200299","https://openalex.org/W2178653557","https://openalex.org/W2540211551","https://openalex.org/W2994908368","https://openalex.org/W1975982080","https://openalex.org/W2144357574","https://openalex.org/W4230458348","https://openalex.org/W1966325333","https://openalex.org/W3198758847"],"abstract_inverted_index":{"Multiprocessor":[0],"System":[1],"on":[2,56,86,95],"Chip":[3],"(MPSoC)":[4],"are":[5],"increasingly":[6],"considered":[7],"as":[8,113],"the":[9,73,90,102,125,134,139],"post":[10],"promising":[11,37],"solution":[12,38],"for":[13,39],"complex":[14],"embedded":[15],"applications.":[16],"The":[17],"most":[18],"significant":[19],"MPSoC":[20,94],"design":[21,74],"challenge":[22],"comes":[23],"from":[24],"interconnect":[25,58],"infrastructure.":[26],"Network-on-Chip":[27],"(NoC)":[28],"with":[29],"multiple":[30],"constraints":[31],"to":[32],"be":[33],"satisfied":[34],"is":[35,105,120],"a":[36,96,114],"these":[40],"challenges.":[41],"It":[42],"has":[43],"been":[44],"shown":[45],"that":[46],"infrastructure":[47],"topology;":[48],"routing":[49],"and":[50,63,75,108,133],"switching":[51],"schemes":[52],"have":[53],"great":[54],"effects":[55],"overall":[57],"performance":[59,91],"under":[60],"different":[61],"synthesis":[62],"real":[64],"life":[65],"traffic":[66],"patterns.":[67],"In":[68],"this":[69,93],"paper,":[70],"we":[71],"report":[72],"single":[76],"FPGA":[77],"chip":[78],"implementation":[79],"of":[80,92,127,138],"an":[81,118],"8-node":[82],"butterfly":[83],"network":[84],"based":[85],"MPSoC.":[87],"We":[88],"analyze":[89],"radix-2":[97],"Fast":[98],"Fourier":[99],"Transform":[100],"whereas":[101],"FFT":[103],"algorithm":[104],"parallel":[106],"programmed":[107],"it":[109],"uses":[110],"our":[111],"NoC":[112],"communication":[115],"environment.":[116],"Additionally,":[117],"exploration":[119],"done":[121],"in":[122,130],"two":[123],"dimensions":[124],"number":[126],"processors":[128],"used":[129],"parallelism":[131],"process":[132],"input":[135],"dataset":[136],"size":[137],"FFT.":[140]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}