{"id":"https://openalex.org/W2110886254","doi":"https://doi.org/10.1109/vlsisoc.2010.5642604","title":"Design and feasibility of multi-Gb/s quasi-serial vertical interconnects based on TSVs for 3D ICs","display_name":"Design and feasibility of multi-Gb/s quasi-serial vertical interconnects based on TSVs for 3D ICs","publication_year":2010,"publication_date":"2010-09-01","ids":{"openalex":"https://openalex.org/W2110886254","doi":"https://doi.org/10.1109/vlsisoc.2010.5642604","mag":"2110886254"},"language":"en","primary_location":{"id":"doi:10.1109/vlsisoc.2010.5642604","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsisoc.2010.5642604","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 18th IEEE/IFIP International Conference on VLSI and System-on-Chip","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/155029","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030694575","display_name":"Fengda Sun","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Fengda Sun","raw_affiliation_strings":["Microelectronic Systems Laboratory, Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","[Microelectronic Systems Laboratory, \u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Switzerland]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microelectronic Systems Laboratory, Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"[Microelectronic Systems Laboratory, \u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Switzerland]","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013635152","display_name":"Alessandro Cevrero","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Alessandro Cevrero","raw_affiliation_strings":["Microelectronic Systems Laboratory, Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","[Microelectronic Systems Laboratory, \u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Switzerland]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microelectronic Systems Laboratory, Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"[Microelectronic Systems Laboratory, \u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Switzerland]","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103214059","display_name":"Panagiotis Athanasopoulos","orcid":"https://orcid.org/0000-0002-1160-1624"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Panagiotis Athanasopoulos","raw_affiliation_strings":["Microelectronic Systems Laboratory, Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","[Microelectronic Systems Laboratory, \u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Switzerland]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microelectronic Systems Laboratory, Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"[Microelectronic Systems Laboratory, \u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Switzerland]","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072423303","display_name":"Yusuf Leblebici","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Yusuf Leblebici","raw_affiliation_strings":["Microelectronic Systems Laboratory, Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","[Microelectronic Systems Laboratory, \u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Switzerland]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microelectronic Systems Laboratory, Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"[Microelectronic Systems Laboratory, \u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Switzerland]","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I5124864"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"1","issue":null,"first_page":"149","last_page":"154"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9896000027656555,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.6297038793563843},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.6208032369613647},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5956671237945557},{"id":"https://openalex.org/keywords/through-silicon-via","display_name":"Through-silicon via","score":0.5835190415382385},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5701976418495178},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.5597164034843445},{"id":"https://openalex.org/keywords/serial-communication","display_name":"Serial communication","score":0.5171348452568054},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4945025146007538},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.4689093828201294},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35623252391815186},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.32872241735458374},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3255184590816498},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.30608266592025757},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.27162158489227295},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.2433764636516571},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.21434706449508667},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.14319118857383728}],"concepts":[{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.6297038793563843},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.6208032369613647},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5956671237945557},{"id":"https://openalex.org/C45632049","wikidata":"https://www.wikidata.org/wiki/Q1578120","display_name":"Through-silicon via","level":3,"score":0.5835190415382385},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5701976418495178},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.5597164034843445},{"id":"https://openalex.org/C51707140","wikidata":"https://www.wikidata.org/wiki/Q518280","display_name":"Serial communication","level":2,"score":0.5171348452568054},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4945025146007538},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.4689093828201294},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35623252391815186},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.32872241735458374},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3255184590816498},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.30608266592025757},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.27162158489227295},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.2433764636516571},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.21434706449508667},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.14319118857383728},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/vlsisoc.2010.5642604","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsisoc.2010.5642604","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 18th IEEE/IFIP International Conference on VLSI and System-on-Chip","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.255.6517","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.255.6517","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"text"},{"id":"pmh:oai:infoscience.epfl.ch:155029","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/155029","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:155029","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/155029","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},"sustainable_development_goals":[{"score":0.5799999833106995,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W56010189","https://openalex.org/W983747919","https://openalex.org/W1494885616","https://openalex.org/W1577143671","https://openalex.org/W1591621214","https://openalex.org/W1978300964","https://openalex.org/W1990933340","https://openalex.org/W2072569245","https://openalex.org/W2109314689","https://openalex.org/W2115858203","https://openalex.org/W2118022726","https://openalex.org/W2123184444","https://openalex.org/W2126084661","https://openalex.org/W2126654611","https://openalex.org/W2129433031","https://openalex.org/W2157246709","https://openalex.org/W2160642395","https://openalex.org/W3147704862","https://openalex.org/W6629625049"],"related_works":["https://openalex.org/W2027159884","https://openalex.org/W1990828594","https://openalex.org/W2089377260","https://openalex.org/W2549021975","https://openalex.org/W2046139226","https://openalex.org/W2333804548","https://openalex.org/W2513353273","https://openalex.org/W1968957853","https://openalex.org/W2310189477","https://openalex.org/W3093450488"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,68],"novel":[4],"technique":[5],"to":[6,30],"exploit":[7],"the":[8,18,47],"high":[9],"bandwidth":[10],"offered":[11],"by":[12,27],"through":[13],"silicon":[14,32],"vias":[15],"(TSVs).":[16],"In":[17],"proposed":[19,48],"approach,":[20],"synchronous":[21],"parallel":[22,60],"3D":[23],"links":[24,29],"are":[25],"replaced":[26],"serialized":[28],"save":[31],"area":[33,57],"and":[34],"increase":[35],"yield.":[36],"Detailed":[37],"analysis":[38],"conducted":[39],"in":[40],"90":[41],"nm":[42],"CMOS":[43],"technology":[44],"shows":[45],"that":[46],"2-Gb/s/pin":[49],"quasi-serial":[50],"link":[51],"requires":[52],"approximately":[53],"five":[54],"times":[55],"less":[56],"than":[58],"its":[59],"bus":[61],"equivalent":[62],"at":[63],"same":[64],"data":[65],"rate":[66],"for":[67],"TSV":[69],"diameter":[70],"of":[71],"20":[72],"\u00b5m.":[73]},"counts_by_year":[{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":5}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}