{"id":"https://openalex.org/W2109835030","doi":"https://doi.org/10.1109/vlsisoc.2007.4402520","title":"Efficient timing closure with a transistor level design flow","display_name":"Efficient timing closure with a transistor level design flow","publication_year":2007,"publication_date":"2007-10-01","ids":{"openalex":"https://openalex.org/W2109835030","doi":"https://doi.org/10.1109/vlsisoc.2007.4402520","mag":"2109835030"},"language":"en","primary_location":{"id":"doi:10.1109/vlsisoc.2007.4402520","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsisoc.2007.4402520","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IFIP International Conference on Very Large Scale Integration","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059331235","display_name":"Cristiano Lazzari","orcid":null},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]},{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["BR","FR"],"is_corresponding":false,"raw_author_name":"Cristiano Lazzari","raw_affiliation_strings":["CEITEC, Porto Alegre, RS, Brazil","PGMICRO-PPGC, UFRGS, Porto Alegre, Rio Grande do Sul, Brazil","TIMA Laboratory - INPG, Grenoble, France","TIMA Laboratory, INPG, Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CEITEC, Porto Alegre, RS, Brazil","institution_ids":[]},{"raw_affiliation_string":"PGMICRO-PPGC, UFRGS, Porto Alegre, Rio Grande do Sul, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"TIMA Laboratory - INPG, Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]},{"raw_affiliation_string":"TIMA Laboratory, INPG, Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103294307","display_name":"Cristiano Santos","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Cristiano Santos","raw_affiliation_strings":["CEITEC, Porto Alegre, RS, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CEITEC, Porto Alegre, RS, Brazil","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023900574","display_name":"Adriel Ziesemer","orcid":null},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]},{"id":"https://openalex.org/I136698672","display_name":"TGS (United Kingdom)","ror":"https://ror.org/02y2rfe31","country_code":"GB","type":"company","lineage":["https://openalex.org/I136698672","https://openalex.org/I4210094116"]}],"countries":["BR","GB"],"is_corresponding":false,"raw_author_name":"Adriel Ziesemer","raw_affiliation_strings":["PGMICRO-PPGC, UFRGS, Porto Alegre, Rio Grande do Sul, Brazil","PGMICRO-PPGC/UFRGS"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"PGMICRO-PPGC, UFRGS, Porto Alegre, Rio Grande do Sul, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"PGMICRO-PPGC/UFRGS","institution_ids":["https://openalex.org/I130442723","https://openalex.org/I136698672"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053835664","display_name":"Lorena Anghel","orcid":"https://orcid.org/0000-0001-9569-0072"},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Lorena Anghel","raw_affiliation_strings":["TIMA Laboratory - INPG, Grenoble, France","TIMA Laboratory, INPG, Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA Laboratory - INPG, Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]},{"raw_affiliation_string":"TIMA Laboratory, INPG, Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018078921","display_name":"Ricardo Reist","orcid":null},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Ricardo Reist","raw_affiliation_strings":["PGMICRO-PPGC1UFRGS, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"PGMICRO-PPGC1UFRGS, Brazil","institution_ids":["https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.21151966,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"312","last_page":"315"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6924273371696472},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6731763482093811},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.6681889891624451},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5476585030555725},{"id":"https://openalex.org/keywords/design-layout-record","display_name":"Design layout record","score":0.5309348106384277},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5306079983711243},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5143926739692688},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.49268418550491333},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.48097431659698486},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.46933263540267944},{"id":"https://openalex.org/keywords/transistor-model","display_name":"Transistor model","score":0.4623905420303345},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.4434351921081543},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4385548233985901},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.43381819128990173},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.42546674609184265},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.424422025680542},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.41568413376808167},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.3630602955818176},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.34995633363723755},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3357699513435364},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.28694504499435425},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2677834928035736},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.22097483277320862},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21765059232711792},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.20871630311012268},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.12908214330673218},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.11086010932922363}],"concepts":[{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6924273371696472},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6731763482093811},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.6681889891624451},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5476585030555725},{"id":"https://openalex.org/C179145894","wikidata":"https://www.wikidata.org/wiki/Q5264353","display_name":"Design layout record","level":5,"score":0.5309348106384277},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5306079983711243},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5143926739692688},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.49268418550491333},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.48097431659698486},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.46933263540267944},{"id":"https://openalex.org/C150169584","wikidata":"https://www.wikidata.org/wiki/Q7834319","display_name":"Transistor model","level":4,"score":0.4623905420303345},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.4434351921081543},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4385548233985901},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.43381819128990173},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.42546674609184265},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.424422025680542},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.41568413376808167},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.3630602955818176},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.34995633363723755},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3357699513435364},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.28694504499435425},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2677834928035736},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.22097483277320862},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21765059232711792},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.20871630311012268},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.12908214330673218},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.11086010932922363},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsisoc.2007.4402520","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsisoc.2007.4402520","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IFIP International Conference on Very Large Scale Integration","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.7400000095367432}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2078179095","https://openalex.org/W2111491016","https://openalex.org/W2160007964","https://openalex.org/W4300904278","https://openalex.org/W6676609848"],"related_works":["https://openalex.org/W2091329789","https://openalex.org/W2376028644","https://openalex.org/W1605062719","https://openalex.org/W2376726667","https://openalex.org/W162881505","https://openalex.org/W2162651506","https://openalex.org/W2357425846","https://openalex.org/W2152918839","https://openalex.org/W1565715208","https://openalex.org/W1965232212"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,18,39,50,62],"new":[4],"transistor":[5,63],"level":[6],"design":[7,47],"flow":[8,48],"where":[9],"it":[10],"is":[11,35],"possible":[12],"to":[13,38,67,82,107],"optimize":[14],"the":[15,29,69,72,94,108],"circuit":[16,73],"with":[17,53],"wide":[19,85],"number":[20,86],"of":[21,43,71,87,118,125],"logic":[22,58],"functions":[23],"and":[24,60,89,98,121],"drive":[25,90],"strengths.":[26],"Different":[27],"from":[28],"standard":[30,109],"cell":[31,110],"approach,":[32],"our":[33,103],"methodology":[34,104],"not":[36],"limited":[37],"previously":[40],"characterized":[41],"library":[42,52],"cells.":[44],"The":[45],"proposed":[46],"provides":[49],"virtual":[51],"around":[54,115],"15,000":[55],"cells":[56,88],"for":[57],"synthesis":[59],"performs":[61],"sizing":[64],"optimization":[65],"step":[66],"improve":[68],"timing":[70],"during":[74],"layout":[75,79,95],"generation.":[76],"A":[77],"transistor-level":[78],"generator":[80],"allows":[81],"explore":[83],"these":[84],"strengths":[91],"while":[92],"optimizing":[93],"concerning":[96],"connections":[97],"transistors.":[99],"Circuits":[100],"generated":[101],"by":[102],"were":[105],"compared":[106],"approach":[111],"in":[112],"which":[113],"presented":[114],"11":[116],"%":[117],"delay":[119],"improvement":[120],"more":[122],"than":[123],"30%":[124],"power":[126],"savings.":[127]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}