{"id":"https://openalex.org/W2067205866","doi":"https://doi.org/10.1109/vlsisoc.2007.4402518","title":"Co-synthesis of custom on-chip bus and memory for MPSoC architectures","display_name":"Co-synthesis of custom on-chip bus and memory for MPSoC architectures","publication_year":2007,"publication_date":"2007-10-01","ids":{"openalex":"https://openalex.org/W2067205866","doi":"https://doi.org/10.1109/vlsisoc.2007.4402518","mag":"2067205866"},"language":"en","primary_location":{"id":"doi:10.1109/vlsisoc.2007.4402518","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsisoc.2007.4402518","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IFIP International Conference on Very Large Scale Integration","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000000560","display_name":"Sujan Pandey","orcid":null},"institutions":[{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Sujan Pandey","raw_affiliation_strings":["Department of Computer Science University of Bremen, Germany","Dept of Computer Science, University of Bremen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science University of Bremen, Germany","institution_ids":["https://openalex.org/I180437899"]},{"raw_affiliation_string":"Dept of Computer Science, University of Bremen, Germany","institution_ids":["https://openalex.org/I180437899"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071733884","display_name":"Christian Genz","orcid":null},"institutions":[{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Christian Genz","raw_affiliation_strings":["Department of Computer Science University of Bremen, Germany","Dept of Computer Science, University of Bremen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science University of Bremen, Germany","institution_ids":["https://openalex.org/I180437899"]},{"raw_affiliation_string":"Dept of Computer Science, University of Bremen, Germany","institution_ids":["https://openalex.org/I180437899"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071742136","display_name":"Rolf Drechsler","orcid":"https://orcid.org/0000-0002-9872-1740"},"institutions":[{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Rolf Drechsler","raw_affiliation_strings":["Department of Computer Science University of Bremen, Germany","Dept of Computer Science, University of Bremen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science University of Bremen, Germany","institution_ids":["https://openalex.org/I180437899"]},{"raw_affiliation_string":"Dept of Computer Science, University of Bremen, Germany","institution_ids":["https://openalex.org/I180437899"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I180437899"],"apc_list":null,"apc_paid":null,"fwci":0.9467,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.71843153,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"cad 5","issue":null,"first_page":"304","last_page":"307"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.7879294157028198},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7616316080093384},{"id":"https://openalex.org/keywords/system-bus","display_name":"System bus","score":0.6083829998970032},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5689147710800171},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5640729069709778},{"id":"https://openalex.org/keywords/local-bus","display_name":"Local bus","score":0.47851240634918213},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4749177396297455},{"id":"https://openalex.org/keywords/address-bus","display_name":"Address bus","score":0.4732770621776581},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4585968255996704},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.45044130086898804},{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.4362509548664093},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.42534834146499634},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3638574481010437},{"id":"https://openalex.org/keywords/control-bus","display_name":"Control bus","score":0.36373627185821533},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.3352184593677521},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3113704323768616},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.14707419276237488}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.7879294157028198},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7616316080093384},{"id":"https://openalex.org/C136321198","wikidata":"https://www.wikidata.org/wiki/Q2377054","display_name":"System bus","level":2,"score":0.6083829998970032},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5689147710800171},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5640729069709778},{"id":"https://openalex.org/C202015219","wikidata":"https://www.wikidata.org/wiki/Q6664300","display_name":"Local bus","level":4,"score":0.47851240634918213},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4749177396297455},{"id":"https://openalex.org/C54714250","wikidata":"https://www.wikidata.org/wiki/Q178048","display_name":"Address bus","level":3,"score":0.4732770621776581},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4585968255996704},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.45044130086898804},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.4362509548664093},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.42534834146499634},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3638574481010437},{"id":"https://openalex.org/C203315745","wikidata":"https://www.wikidata.org/wiki/Q2235486","display_name":"Control bus","level":3,"score":0.36373627185821533},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.3352184593677521},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3113704323768616},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.14707419276237488}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/vlsisoc.2007.4402518","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsisoc.2007.4402518","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IFIP International Conference on Very Large Scale Integration","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.137.2739","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.137.2739","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.informatik.uni-bremen.de/agra/doc/konf/vlsi-soc07_pgd.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7200000286102295}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1632601927","https://openalex.org/W2032570700","https://openalex.org/W2063747323","https://openalex.org/W2078152031","https://openalex.org/W2090594820","https://openalex.org/W2113837795","https://openalex.org/W2137185684","https://openalex.org/W2151937931","https://openalex.org/W2161452437","https://openalex.org/W2167378481","https://openalex.org/W2172252595","https://openalex.org/W3142749037","https://openalex.org/W3144005314","https://openalex.org/W4247342387","https://openalex.org/W4249840435","https://openalex.org/W6670098648","https://openalex.org/W6676804584"],"related_works":["https://openalex.org/W4244800129","https://openalex.org/W2387146226","https://openalex.org/W4255235451","https://openalex.org/W2362390174","https://openalex.org/W2404980846","https://openalex.org/W4245683708","https://openalex.org/W1557584286","https://openalex.org/W2156044951","https://openalex.org/W1980283343","https://openalex.org/W2992617339"],"abstract_inverted_index":{"The":[0,52,157,181,214],"advancement":[1],"in":[2,110,169],"process":[3],"technology":[4,58],"has":[5,124],"made":[6],"it":[7,173],"possible":[8],"to":[9,47,66,128],"integrate":[10],"multiple":[11],"processing":[12],"modules":[13],"on":[14,31,187,218],"a":[15,19,25,102,120,125,137,194,200],"single":[16,41],"chip.":[17],"As":[18],"result":[20],"of":[21,28,55,62,69,94,101,112,119,139,155,202,209,230],"this,":[22],"there":[23],"is":[24,59,80,108,161,174,185],"sharp":[26],"increase":[27],"communication":[29,33],"traffic":[30],"the":[32,39,49,56,67,73,86,91,95,99,117,153,188,206,219,224,228],"bus":[34,42,105,148,158,231],"architecture.":[35],"In":[36,132],"this":[37,133],"case,":[38],"traditional":[40],"based":[43,186],"architecture":[44,232],"may":[45],"fail":[46],"meet":[48],"real-time":[50],"constraints.":[51],"major":[53],"concern":[54],"scaled":[57],"an":[60,146,164,178],"effect":[61],"coupling":[63],"capacitance":[64],"due":[65],"trend":[68],"shrinking":[70],"pitches,":[71],"i.e.,":[72],"distance":[74],"between":[75],"two":[76],"wires.":[77,96],"Its":[78],"consequence":[79],"higher":[81],"crosstalk":[82],"noise,":[83],"which":[84,107,144,192],"degrades":[85],"signal":[87],"integrity":[88],"and":[89,114,130,142,152,233],"modifies":[90],"power":[92,113,129],"consumption":[93],"This":[97],"motivates":[98],"synthesis":[100,159,183],"custom":[103],"on-chip":[104,140],"architecture,":[106,149],"efficient":[109],"terms":[111],"performance.":[115],"Further,":[116],"memory":[118,150,182],"complex":[121],"multiprocessor":[122],"system":[123],"significant":[126],"contribution":[127],"delay.":[131],"paper,":[134],"we":[135],"present":[136],"co-synthesis":[138,229],"buses":[141],"memories,":[143],"finds":[145],"optimal":[147],"sizes,":[151],"number":[154,208],"memories.":[156],"problem":[160,166,184],"formulated":[162],"as":[163,167],"optimization":[165,179],"proposed":[168,225],"[11],":[170],"[9].":[171],"Then":[172],"solved":[175],"efficiently":[176],"using":[177],"tool.":[180],"graph":[189,198],"partitioning":[190],"algorithm,":[191],"partitions":[193],"data":[195,210],"dependency":[196],"task":[197],"into":[199],"set":[201],"sub":[203],"graphs":[204],"with":[205],"minimum":[207],"dependencies":[211],"called":[212],"cut.":[213],"experiments":[215],"carried":[216],"out":[217],"real-life":[220],"multimedia":[221],"applications":[222],"validate":[223],"technique":[226],"for":[227],"memory.":[234]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}