{"id":"https://openalex.org/W2161477493","doi":"https://doi.org/10.1109/vlsisoc.2007.4402505","title":"Full custom design of a three-stage amplifier with 5500MHz·pF/mW Performance in 0.18 μm CMO S","display_name":"Full custom design of a three-stage amplifier with 5500MHz·pF/mW Performance in 0.18 μm CMO S","publication_year":2007,"publication_date":"2007-10-01","ids":{"openalex":"https://openalex.org/W2161477493","doi":"https://doi.org/10.1109/vlsisoc.2007.4402505","mag":"2161477493"},"language":"en","primary_location":{"id":"doi:10.1109/vlsisoc.2007.4402505","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsisoc.2007.4402505","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IFIP International Conference on Very Large Scale Integration","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101921940","display_name":"Run Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Run Chen","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089","https://openalex.org/I4210119392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100657035","display_name":"Liyuan Liu","orcid":"https://orcid.org/0000-0003-2585-323X"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Liyuan Liu","raw_affiliation_strings":["Electronic Engineering Department, Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Electronic Engineering Department, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100417608","display_name":"Dongmei Li","orcid":"https://orcid.org/0000-0002-2598-657X"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Dongmei Li","raw_affiliation_strings":["Electronic Engineering Department, Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Electronic Engineering Department, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100356886","display_name":"Zhihua Wang","orcid":"https://orcid.org/0000-0002-7521-2900"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhihua Wang","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089","https://openalex.org/I4210119392"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5101921940"],"corresponding_institution_ids":["https://openalex.org/I4210119392","https://openalex.org/I99065089"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.18371855,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"242","last_page":"247"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-margin","display_name":"Phase margin","score":0.7093855142593384},{"id":"https://openalex.org/keywords/operational-transconductance-amplifier","display_name":"Operational transconductance amplifier","score":0.6991124153137207},{"id":"https://openalex.org/keywords/frequency-compensation","display_name":"Frequency compensation","score":0.6491660475730896},{"id":"https://openalex.org/keywords/gain\u2013bandwidth-product","display_name":"Gain\u2013bandwidth product","score":0.6154088377952576},{"id":"https://openalex.org/keywords/transconductance","display_name":"Transconductance","score":0.5956280827522278},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.5627674460411072},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5626632571220398},{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.5478536486625671},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.5255352854728699},{"id":"https://openalex.org/keywords/fully-differential-amplifier","display_name":"Fully differential amplifier","score":0.48425576090812683},{"id":"https://openalex.org/keywords/slew-rate","display_name":"Slew rate","score":0.47944894433021545},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.43590691685676575},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4283134937286377},{"id":"https://openalex.org/keywords/open-loop-gain","display_name":"Open-loop gain","score":0.41686758399009705},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3337287902832031},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3067338764667511},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.22852367162704468}],"concepts":[{"id":"https://openalex.org/C81455027","wikidata":"https://www.wikidata.org/wiki/Q7180955","display_name":"Phase margin","level":5,"score":0.7093855142593384},{"id":"https://openalex.org/C58117264","wikidata":"https://www.wikidata.org/wiki/Q1239595","display_name":"Operational transconductance amplifier","level":5,"score":0.6991124153137207},{"id":"https://openalex.org/C131782439","wikidata":"https://www.wikidata.org/wiki/Q1455581","display_name":"Frequency compensation","level":4,"score":0.6491660475730896},{"id":"https://openalex.org/C38566628","wikidata":"https://www.wikidata.org/wiki/Q1634194","display_name":"Gain\u2013bandwidth product","level":5,"score":0.6154088377952576},{"id":"https://openalex.org/C2779283907","wikidata":"https://www.wikidata.org/wiki/Q1632964","display_name":"Transconductance","level":4,"score":0.5956280827522278},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.5627674460411072},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5626632571220398},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.5478536486625671},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.5255352854728699},{"id":"https://openalex.org/C189184530","wikidata":"https://www.wikidata.org/wiki/Q5508342","display_name":"Fully differential amplifier","level":5,"score":0.48425576090812683},{"id":"https://openalex.org/C82517063","wikidata":"https://www.wikidata.org/wiki/Q1591315","display_name":"Slew rate","level":3,"score":0.47944894433021545},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43590691685676575},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4283134937286377},{"id":"https://openalex.org/C143931264","wikidata":"https://www.wikidata.org/wiki/Q5932986","display_name":"Open-loop gain","level":5,"score":0.41686758399009705},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3337287902832031},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3067338764667511},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.22852367162704468}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsisoc.2007.4402505","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsisoc.2007.4402505","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IFIP International Conference on Very Large Scale Integration","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8600000143051147}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1968300101","https://openalex.org/W2011100675","https://openalex.org/W2100186220","https://openalex.org/W2130500333","https://openalex.org/W2131126928","https://openalex.org/W2147121405","https://openalex.org/W2170200522","https://openalex.org/W2478884216"],"related_works":["https://openalex.org/W2527366702","https://openalex.org/W2920411080","https://openalex.org/W2153502186","https://openalex.org/W2602952411","https://openalex.org/W2094165562","https://openalex.org/W1552542068","https://openalex.org/W3187729048","https://openalex.org/W2394194341","https://openalex.org/W3098997344","https://openalex.org/W4292811546"],"abstract_inverted_index":{"A":[0,13],"full":[1],"custom":[2],"design":[3],"of":[4],"a":[5,18,41,47,92],"three-stage":[6],"amplifier":[7,52],"is":[8,34],"described":[9],"in":[10,36,84,95],"this":[11,80],"paper.":[12],"feedback":[14],"transconductance":[15],"stage":[16,20],"and":[17,71,87,89],"feedforward":[19],"combined":[21],"with":[22,40],"two":[23],"Miller":[24],"compensation":[25],"capacitors":[26],"are":[27],"used":[28],"for":[29],"frequency":[30],"compensation.":[31],"The":[32],"circuit":[33],"designed":[35],"0.18\u03bcm":[37],"CMOS":[38],"process":[39],"1.8V":[42],"supply":[43],"voltage.":[44],"When":[45],"driving":[46],"150pF":[48],"capacitive":[49],"load,":[50],"the":[51],"achieves":[53],"over":[54],"l00dB":[55],"de":[56],"gain,":[57],"2.24MHz":[58],"gain-":[59],"bandwidth":[60],"product":[61],"(GBW),":[62],"62\u00b0":[63],"phase":[64],"margin":[65],"(PM),":[66],"1.2V/\u03bcs":[67],"slew":[68],"rate":[69],"(SR)":[70],"61\u03bcW":[72],"power":[73],"dissipation.":[74],"Compared":[75],"to":[76],"conventional":[77],"multistage":[78],"amplifiers,":[79],"work":[81],"provides":[82],"improvement":[83,94],"both":[85],"GBW":[86],"SR,":[88],"also":[90],"shows":[91],"significant":[93],"MHz\u00b7pF/mW":[96],"performance.":[97]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}