{"id":"https://openalex.org/W2094843975","doi":"https://doi.org/10.1109/vlsisoc.2007.4402494","title":"Test data compression and TAM design","display_name":"Test data compression and TAM design","publication_year":2007,"publication_date":"2007-10-01","ids":{"openalex":"https://openalex.org/W2094843975","doi":"https://doi.org/10.1109/vlsisoc.2007.4402494","mag":"2094843975"},"language":"en","primary_location":{"id":"doi:10.1109/vlsisoc.2007.4402494","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsisoc.2007.4402494","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IFIP International Conference on Very Large Scale Integration","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://hal-lirmm.ccsd.cnrs.fr/lirmm-00186171","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027161356","display_name":"Julien Dalmasso","orcid":null},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I19894307","display_name":"Universit\u00e9 de Montpellier","ror":"https://ror.org/051escj72","country_code":"FR","type":"education","lineage":["https://openalex.org/I19894307"]},{"id":"https://openalex.org/I4210101743","display_name":"Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier","ror":"https://ror.org/013yean28","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I151295451","https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I4210159245","https://openalex.org/I4405261681"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Julien Dalmasso","raw_affiliation_strings":["LIRMM, University Montepellier II/CNRS, Montpellier, France","LIRMM, Univ. Montpellier II/CNRS 161 rue Ada, 34932 Montpellier cedex 5, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIRMM, University Montepellier II/CNRS, Montpellier, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I4210101743"]},{"raw_affiliation_string":"LIRMM, Univ. Montpellier II/CNRS 161 rue Ada, 34932 Montpellier cedex 5, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I19894307"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081237741","display_name":"Marie-Lise Flottes","orcid":"https://orcid.org/0000-0002-7231-3976"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I19894307","display_name":"Universit\u00e9 de Montpellier","ror":"https://ror.org/051escj72","country_code":"FR","type":"education","lineage":["https://openalex.org/I19894307"]},{"id":"https://openalex.org/I4210101743","display_name":"Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier","ror":"https://ror.org/013yean28","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I151295451","https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I4210159245","https://openalex.org/I4405261681"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Marie-Lise Flottes","raw_affiliation_strings":["LIRMM, University Montepellier II/CNRS, Montpellier, France","LIRMM, Univ. Montpellier II/CNRS 161 rue Ada, 34932 Montpellier cedex 5, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIRMM, University Montepellier II/CNRS, Montpellier, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I4210101743"]},{"raw_affiliation_string":"LIRMM, Univ. Montpellier II/CNRS 161 rue Ada, 34932 Montpellier cedex 5, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I19894307"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035518436","display_name":"Bruno Rouzeyre","orcid":null},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I19894307","display_name":"Universit\u00e9 de Montpellier","ror":"https://ror.org/051escj72","country_code":"FR","type":"education","lineage":["https://openalex.org/I19894307"]},{"id":"https://openalex.org/I4210101743","display_name":"Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier","ror":"https://ror.org/013yean28","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I151295451","https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I4210159245","https://openalex.org/I4405261681"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Bruno Rouzeyre","raw_affiliation_strings":["LIRMM, University Montepellier II/CNRS, Montpellier, France","LIRMM, Univ. Montpellier II/CNRS 161 rue Ada, 34932 Montpellier cedex 5, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIRMM, University Montepellier II/CNRS, Montpellier, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I4210101743"]},{"raw_affiliation_string":"LIRMM, Univ. Montpellier II/CNRS 161 rue Ada, 34932 Montpellier cedex 5, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I19894307"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"178","last_page":"183"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9911999702453613,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.767570972442627},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7302553057670593},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.5646356344223022},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.5392905473709106},{"id":"https://openalex.org/keywords/data-compression","display_name":"Data compression","score":0.5173644423484802},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5066927075386047},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.4952174723148346},{"id":"https://openalex.org/keywords/test-data","display_name":"Test data","score":0.48698434233665466},{"id":"https://openalex.org/keywords/compression","display_name":"Compression (physics)","score":0.4770081043243408},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.44711723923683167},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.41492965817451477},{"id":"https://openalex.org/keywords/code-coverage","display_name":"Code coverage","score":0.41357776522636414},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.2654860019683838},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17085346579551697},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.13603347539901733}],"concepts":[{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.767570972442627},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7302553057670593},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.5646356344223022},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.5392905473709106},{"id":"https://openalex.org/C78548338","wikidata":"https://www.wikidata.org/wiki/Q2493","display_name":"Data compression","level":2,"score":0.5173644423484802},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5066927075386047},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.4952174723148346},{"id":"https://openalex.org/C16910744","wikidata":"https://www.wikidata.org/wiki/Q7705759","display_name":"Test data","level":2,"score":0.48698434233665466},{"id":"https://openalex.org/C180016635","wikidata":"https://www.wikidata.org/wiki/Q2712821","display_name":"Compression (physics)","level":2,"score":0.4770081043243408},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.44711723923683167},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41492965817451477},{"id":"https://openalex.org/C53942775","wikidata":"https://www.wikidata.org/wiki/Q1211721","display_name":"Code coverage","level":3,"score":0.41357776522636414},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.2654860019683838},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17085346579551697},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.13603347539901733},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/vlsisoc.2007.4402494","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsisoc.2007.4402494","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IFIP International Conference on Very Large Scale Integration","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:lirmm-00186171v1","is_oa":true,"landing_page_url":"https://hal-lirmm.ccsd.cnrs.fr/lirmm-00186171","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"VLSI-SoC 2007 - IFIP International Conference on Very Large Scale Integration, Oct 2007, Atlanta, GA, United States. pp.178-183, ⟨10.1109/VLSISOC.2007.4402494⟩","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:HAL:lirmm-00186171v1","is_oa":true,"landing_page_url":"https://hal-lirmm.ccsd.cnrs.fr/lirmm-00186171","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"VLSI-SoC 2007 - IFIP International Conference on Very Large Scale Integration, Oct 2007, Atlanta, GA, United States. pp.178-183, ⟨10.1109/VLSISOC.2007.4402494⟩","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5299999713897705,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1480380098","https://openalex.org/W1596724070","https://openalex.org/W1602788896","https://openalex.org/W1627397376","https://openalex.org/W1676666806","https://openalex.org/W2099814124","https://openalex.org/W2101924668","https://openalex.org/W2105182837","https://openalex.org/W2105725326","https://openalex.org/W2108481929","https://openalex.org/W2110129459","https://openalex.org/W2117248804","https://openalex.org/W2117892220","https://openalex.org/W2129517669","https://openalex.org/W2133378865","https://openalex.org/W2134369540","https://openalex.org/W2134998505","https://openalex.org/W2139009001","https://openalex.org/W2162765851","https://openalex.org/W2164719222","https://openalex.org/W2165642910","https://openalex.org/W4230084852","https://openalex.org/W4247531460","https://openalex.org/W4252472882","https://openalex.org/W6628752396","https://openalex.org/W6674934667"],"related_works":["https://openalex.org/W4285708951","https://openalex.org/W2147986372","https://openalex.org/W2786111245","https://openalex.org/W1979305473","https://openalex.org/W1606802855","https://openalex.org/W3121464923","https://openalex.org/W2535245920","https://openalex.org/W2163486680","https://openalex.org/W2147058777","https://openalex.org/W2111035841"],"abstract_inverted_index":{"Test":[0,15],"Data":[1],"Compression":[2],"(TDC)":[3],"techniques":[4,19,36],"have":[5],"been":[6],"developed":[7],"for":[8,88,109,123],"reducing":[9],"requirements":[10],"in":[11,37,93,117],"terms":[12,94,118],"of":[13,33,40,55,61,82,95,104,111,119],"Automatic":[14],"Equipment":[16],"resources.":[17],"These":[18],"generally":[20],"deal":[21],"with":[22],"stand":[23],"alone":[24],"circuits.":[25],"In":[26],"this":[27],"paper,":[28],"we":[29],"explore":[30],"the":[31,38,48,53,59,68,75,80,105,124],"benefits":[32],"using":[34],"TDC":[35,43],"context":[39],"core-based":[41],"SoCs.":[42],"is":[44,102,126],"used":[45,108],"to":[46,130],"reduce":[47],"test":[49,71,97,113,120,132],"time":[50,122],"by":[51,79],"improving":[52],"parallelism":[54],"core":[56,112],"tests":[57],"without":[58,134],"expense":[60],"additional":[62],"ATE":[63],"channels.":[64],"We":[65,84],"first":[66],"detail":[67],"constraints":[69],"on":[70,74],"architectures":[72],"and":[73],"design":[76],"flow":[77],"inferred":[78],"use":[81],"TDC.":[83],"propose":[85],"a":[86,131],"method":[87,101],"seeking":[89],"an":[90],"optimal":[91],"architecture":[92],"total":[96],"application":[98,121],"time.":[99],"The":[100,115],"independent":[103],"compression":[106],"scheme":[107,133],"reduction":[110],"data.":[114],"gain":[116],"SoC":[125],"over":[127],"50%":[128],"compared":[129],"compression.":[135]},"counts_by_year":[],"updated_date":"2026-07-22T07:51:19.307946","created_date":"2025-10-10T00:00:00"}