{"id":"https://openalex.org/W2106178510","doi":"https://doi.org/10.1109/vlsisoc.2007.4402493","title":"Incremental placement for structured ASICs using the transportation problem","display_name":"Incremental placement for structured ASICs using the transportation problem","publication_year":2007,"publication_date":"2007-10-01","ids":{"openalex":"https://openalex.org/W2106178510","doi":"https://doi.org/10.1109/vlsisoc.2007.4402493","mag":"2106178510"},"language":"en","primary_location":{"id":"doi:10.1109/vlsisoc.2007.4402493","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsisoc.2007.4402493","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IFIP International Conference on Very Large Scale Integration","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110939130","display_name":"Andrew C. Ling","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Andrew C. Ling","raw_affiliation_strings":["Department Electrical and Computer Engineering, University of Toronto, Toronto, Canada","Department Electrical and Computer Engineering University of Toronto, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department Electrical and Computer Engineering, University of Toronto, Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"Department Electrical and Computer Engineering University of Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038572733","display_name":"Deshanand P. Singh","orcid":"https://orcid.org/0009-0003-4968-4343"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Deshanand P Singh","raw_affiliation_strings":["Altera Corporation Toronto Technology Centre Toronto, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Altera Corporation Toronto Technology Centre Toronto, Canada","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102840804","display_name":"Stephen D. Brown","orcid":"https://orcid.org/0009-0009-8329-1504"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Stephen D. Brown","raw_affiliation_strings":["Altera Corporation Toronto Technology Centre Toronto, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Altera Corporation Toronto Technology Centre Toronto, Canada","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4991,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.60263751,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":93,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"172","last_page":"177"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.8396683931350708},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.8300155401229858},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.8151445388793945},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7385306358337402},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.6341641545295715},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5634185075759888},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4971964657306671},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.49227920174598694},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.4414011836051941},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4102831780910492},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3212285339832306},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2851448655128479},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.1866612434387207},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08025431632995605}],"concepts":[{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.8396683931350708},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.8300155401229858},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.8151445388793945},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7385306358337402},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.6341641545295715},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5634185075759888},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4971964657306671},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.49227920174598694},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.4414011836051941},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4102831780910492},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3212285339832306},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2851448655128479},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.1866612434387207},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08025431632995605},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/vlsisoc.2007.4402493","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsisoc.2007.4402493","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IFIP International Conference on Very Large Scale Integration","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.527.7854","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.527.7854","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eecg.toronto.edu/~brown/papers/VLSISoC-ling.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W168386240","https://openalex.org/W1586257585","https://openalex.org/W1984954427","https://openalex.org/W1991616395","https://openalex.org/W2095221069","https://openalex.org/W2096185144","https://openalex.org/W2112904016","https://openalex.org/W2155853824","https://openalex.org/W2159221249","https://openalex.org/W2163932442","https://openalex.org/W2163961680","https://openalex.org/W2175238470","https://openalex.org/W2275304190","https://openalex.org/W3140066792","https://openalex.org/W4232821362","https://openalex.org/W4238593108","https://openalex.org/W6674673547","https://openalex.org/W6677299112"],"related_works":["https://openalex.org/W2165367082","https://openalex.org/W3047211184","https://openalex.org/W2132668926","https://openalex.org/W2070693700","https://openalex.org/W3200538824","https://openalex.org/W1561071093","https://openalex.org/W4295186528","https://openalex.org/W4249416173","https://openalex.org/W2013391748","https://openalex.org/W2110346573"],"abstract_inverted_index":{"While":[0],"physically":[1,26],"driven":[2,27],"synthesis":[3,28],"techniques":[4],"have":[5],"proven":[6],"to":[7,12],"be":[8],"an":[9,56],"effective":[10],"method":[11,54,89],"meet":[13],"tight":[14],"timing":[15],"constraints":[16],"required":[17],"by":[18],"a":[19,36,41,62,71],"design,":[20],"the":[21,32,48,83],"incremental":[22,43,73],"placement":[23,44],"step":[24],"during":[25],"has":[29,55],"emerged":[30],"as":[31],"primary":[33],"bottleneck.":[34],"As":[35],"solution,":[37],"this":[38,88],"paper":[39],"introduces":[40],"scalable":[42,91],"algorithm":[45],"based":[46],"upon":[47],"well":[49],"known":[50],"transportation":[51],"problem.":[52],"This":[53],"average":[57],"speedup":[58],"of":[59,82],"2\u00d7":[60],"and":[61],"30%":[63],"reduction":[64],"in":[65],"memory":[66],"usage":[67],"when":[68],"compared":[69],"against":[70],"commercial":[72],"placer":[74],"without":[75],"any":[76],"impact":[77],"on":[78],"area":[79],"or":[80],"speed":[81],"final":[84],"placed":[85],"circuit.":[86],"Furthermore,":[87],"is":[90],"for":[92],"structured":[93],"ASICs.":[94]},"counts_by_year":[{"year":2021,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}