{"id":"https://openalex.org/W2155780332","doi":"https://doi.org/10.1109/vlsisoc.2007.4402492","title":"Efficient DSP algorithm development for FPGA and ASIC technologies","display_name":"Efficient DSP algorithm development for FPGA and ASIC technologies","publication_year":2007,"publication_date":"2007-10-01","ids":{"openalex":"https://openalex.org/W2155780332","doi":"https://doi.org/10.1109/vlsisoc.2007.4402492","mag":"2155780332"},"language":"en","primary_location":{"id":"doi:10.1109/vlsisoc.2007.4402492","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsisoc.2007.4402492","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IFIP International Conference on Very Large Scale Integration","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065984472","display_name":"S.K. Balakrishnan","orcid":null},"institutions":[{"id":"https://openalex.org/I4210132327","display_name":"Synaptic Research (United States)","ror":"https://ror.org/03zxxbe81","country_code":"US","type":"company","lineage":["https://openalex.org/I4210132327"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shiv Balakrishnan","raw_affiliation_strings":["Synplicity, Inc"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synplicity, Inc","institution_ids":["https://openalex.org/I4210132327"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063584035","display_name":"Chris Eddington","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Chris Eddington","raw_affiliation_strings":["Synplicity, Inc., USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synplicity, Inc., USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4214,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.57840396,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"168","last_page":"171"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9729999899864197,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9729999899864197,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9190000295639038,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.8629927635192871},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7853969931602478},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7117352485656738},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.6584488153457642},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4534986615180969},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3697872459888458},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.30998873710632324}],"concepts":[{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.8629927635192871},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7853969931602478},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7117352485656738},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.6584488153457642},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4534986615180969},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3697872459888458},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.30998873710632324}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsisoc.2007.4402492","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsisoc.2007.4402492","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IFIP International Conference on Very Large Scale Integration","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.49000000953674316,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1485756991","https://openalex.org/W2376218453","https://openalex.org/W1876592433","https://openalex.org/W2083269738","https://openalex.org/W2984236338","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2387078853","https://openalex.org/W2374455716"],"abstract_inverted_index":{"The":[0,103],"use":[1],"of":[2,60,71],"Digital":[3],"Signal":[4],"Processing":[5],"(DSP)":[6],"in":[7],"electronic":[8],"products":[9],"is":[10],"increasing":[11],"at":[12],"a":[13],"phenomenal":[14],"rate.":[15],"FPGAs,":[16],"with":[17],"their":[18],"multi-million":[19],"equivalent":[20],"gate":[21],"counts":[22],"and":[23,43,53,69,78,80,97,115],"DSP-centric":[24],"features":[25],"can":[26,92],"offer":[27,37],"dramatic":[28],"performance":[29],"increases":[30],"over":[31],"standard":[32],"DSP":[33,61,90,105],"chips.":[34],"They":[35],"also":[36,48],"an":[38,83],"attractive":[39],"alternative":[40],"for":[41,56,76,112],"small":[42],"medium":[44],"volume":[45],"production":[46],"FPGAs":[47,77,114],"make":[49],"very":[50],"powerful":[51],"prototyping":[52],"verification":[54],"vehicles":[55],"real-":[57],"time":[58,96],"emulation":[59],"algorithms":[62],"[1].":[63],"This":[64],"paper":[65],"discusses":[66],"the":[67,95],"challenges":[68],"requirements":[70],"creating":[72],"portable":[73],"algorithmic":[74],"IP":[75],"ASICs":[79],"illustrates":[81],"how":[82],"ESL":[84],"synthesis":[85],"methodology":[86],"using":[87],"Synplicity\u2019s":[88],"Synplify":[89,104],"tool":[91,106],"significantly":[93],"reduce":[94],"effort":[98],"to":[99],"implement":[100],"either":[101],"technology.":[102],"automatically":[107],"creates":[108],"optimized":[109],"logic":[110],"implementations":[111],"both":[113],"ASICs.":[116]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}