{"id":"https://openalex.org/W2043900241","doi":"https://doi.org/10.1109/vlsisoc.2007.4402480","title":"Minimizing wire delays by net-topology aware binding during floorplan- driven high level synthesis","display_name":"Minimizing wire delays by net-topology aware binding during floorplan- driven high level synthesis","publication_year":2007,"publication_date":"2007-10-01","ids":{"openalex":"https://openalex.org/W2043900241","doi":"https://doi.org/10.1109/vlsisoc.2007.4402480","mag":"2043900241"},"language":"en","primary_location":{"id":"doi:10.1109/vlsisoc.2007.4402480","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsisoc.2007.4402480","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IFIP International Conference on Very Large Scale Integration","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074746150","display_name":"Vyas Krishnan","orcid":null},"institutions":[{"id":"https://openalex.org/I2613432","display_name":"University of South Florida","ror":"https://ror.org/032db5x82","country_code":"US","type":"education","lineage":["https://openalex.org/I2613432"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vyas Krishnan","raw_affiliation_strings":["Department of Computer Science and Engineering, University of South Florida, Tampa, FL, USA","Department of Computer Science & Engineering, University of South Florida, Tampa, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of South Florida, Tampa, FL, USA","institution_ids":["https://openalex.org/I2613432"]},{"raw_affiliation_string":"Department of Computer Science & Engineering, University of South Florida, Tampa, USA#TAB#","institution_ids":["https://openalex.org/I2613432"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016167446","display_name":"Srinivas Katkoori","orcid":"https://orcid.org/0000-0002-7589-5836"},"institutions":[{"id":"https://openalex.org/I2613432","display_name":"University of South Florida","ror":"https://ror.org/032db5x82","country_code":"US","type":"education","lineage":["https://openalex.org/I2613432"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Srinivas Katkoori","raw_affiliation_strings":["Department of Computer Science and Engineering, University of South Florida, Tampa, FL, USA","Department of Computer Science & Engineering, University of South Florida, Tampa, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of South Florida, Tampa, FL, USA","institution_ids":["https://openalex.org/I2613432"]},{"raw_affiliation_string":"Department of Computer Science & Engineering, University of South Florida, Tampa, USA#TAB#","institution_ids":["https://openalex.org/I2613432"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I2613432"],"apc_list":null,"apc_paid":null,"fwci":0.9982,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.70737985,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"99","last_page":"104"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.921421468257904},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.784968912601471},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.7011890411376953},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6603351831436157},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6381222605705261},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5275123715400696},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.5165678262710571},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.501213550567627},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.4570179283618927},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.45446011424064636},{"id":"https://openalex.org/keywords/net","display_name":"Net (polyhedron)","score":0.4539394974708557},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.35901975631713867},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3233675956726074},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.25871264934539795},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.24344110488891602},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1775934398174286},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16845285892486572},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.13852888345718384},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.10921692848205566},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.0748395025730133}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.921421468257904},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.784968912601471},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.7011890411376953},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6603351831436157},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6381222605705261},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5275123715400696},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.5165678262710571},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.501213550567627},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4570179283618927},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.45446011424064636},{"id":"https://openalex.org/C14166107","wikidata":"https://www.wikidata.org/wiki/Q253829","display_name":"Net (polyhedron)","level":2,"score":0.4539394974708557},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35901975631713867},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3233675956726074},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.25871264934539795},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.24344110488891602},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1775934398174286},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16845285892486572},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.13852888345718384},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.10921692848205566},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0748395025730133},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsisoc.2007.4402480","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsisoc.2007.4402480","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IFIP International Conference on Very Large Scale Integration","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1603813963","https://openalex.org/W1985841610","https://openalex.org/W2009083496","https://openalex.org/W2032444288","https://openalex.org/W2069162780","https://openalex.org/W2074601596","https://openalex.org/W2074799901","https://openalex.org/W2097053919","https://openalex.org/W2097099414","https://openalex.org/W2098204276","https://openalex.org/W2100045226","https://openalex.org/W2101987243","https://openalex.org/W2115118594","https://openalex.org/W2132643359","https://openalex.org/W2133365606","https://openalex.org/W2135661197","https://openalex.org/W2153878017","https://openalex.org/W2154462472","https://openalex.org/W2160020444","https://openalex.org/W2161004825","https://openalex.org/W2169269717","https://openalex.org/W4239163434","https://openalex.org/W4244658470","https://openalex.org/W4248374175","https://openalex.org/W4248717925","https://openalex.org/W4253343649","https://openalex.org/W6652498935","https://openalex.org/W6676915891","https://openalex.org/W6685068509","https://openalex.org/W6830184028"],"related_works":["https://openalex.org/W2133901311","https://openalex.org/W2136768364","https://openalex.org/W2087871358","https://openalex.org/W4386643835","https://openalex.org/W2120361800","https://openalex.org/W2182445672","https://openalex.org/W3141861494","https://openalex.org/W2161004825","https://openalex.org/W2043900241","https://openalex.org/W2080729117"],"abstract_inverted_index":{"With":[0],"shrinking":[1],"feature":[2],"sizes":[3],"in":[4,14,38,101,142,153,168],"deep":[5],"sub-micron":[6],"technologies,":[7],"interconnect":[8],"delays":[9,125,147],"play":[10],"a":[11,57,87,90],"dominant":[12],"role":[13],"the":[15,26,43,102,108,117,138],"cycle":[16],"time":[17],"of":[18,28,45,97,112,126,160,165],"digital":[19],"circuits.":[20],"It":[21],"is":[22,104,120],"essential":[23],"to":[24,72,106,115,122,135],"consider":[25],"impact":[27],"physical":[29],"design":[30],"during":[31,51,79],"high-level":[32,52,60,91],"synthesis.":[33,53],"No":[34],"prior":[35],"work":[36],"exists":[37],"literature":[39],"that":[40,63],"accounts":[41],"for":[42],"topology":[44],"nets":[46],"resulting":[47],"from":[48],"binding":[49,77,93],"decisions":[50,78],"This":[54],"paper":[55,144],"presents":[56],"novel":[58],"floorplan-aware":[59],"synthesis":[61,92,139],"technique":[62,140],"uses":[64],"accurate":[65],"net":[66],"topologies":[67],"and":[68,76,162],"distributed":[69],"wire-delay":[70],"models":[71],"guide":[73],"resource":[74],"allocation":[75],"design-space":[80],"exploration.":[81],"The":[82,95],"proposed":[83,141],"approach":[84],"tightly":[85],"integrates":[86],"floorplanner":[88],"with":[89,156],"algorithm.":[94],"location":[96],"data":[98],"path":[99],"modules":[100],"floorplan":[103],"used":[105],"determine":[107],"minimal":[109],"length":[110],"RSMT":[111],"every":[113],"net,":[114],"which":[116],"delay":[118],"model":[119],"applied":[121],"accurately":[123],"estimate":[124],"multi-terminal":[127],"nets.":[128],"Our":[129],"results":[130],"show":[131],"that,":[132],"when":[133],"compared":[134],"previous":[136],"approaches,":[137],"this":[143],"reduces":[145],"wire":[146],"by":[148],"as":[149,151],"much":[150],"48.9%":[152],"70nm":[154],"technology":[155],"an":[157,163],"average":[158],"improvement":[159],"38.6%,":[161],"overhead":[164],"only":[166],"3.6%":[167],"chip":[169],"area":[170]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}