{"id":"https://openalex.org/W1982371321","doi":"https://doi.org/10.1109/vlsisoc.2007.4402469","title":"Hierarchical statistical analysis of performance variation for continuous-time delta-sigma modulators","display_name":"Hierarchical statistical analysis of performance variation for continuous-time delta-sigma modulators","publication_year":2007,"publication_date":"2007-10-01","ids":{"openalex":"https://openalex.org/W1982371321","doi":"https://doi.org/10.1109/vlsisoc.2007.4402469","mag":"1982371321"},"language":"en","primary_location":{"id":"doi:10.1109/vlsisoc.2007.4402469","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsisoc.2007.4402469","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IFIP International Conference on Very Large Scale Integration","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109898844","display_name":"Hua Tang","orcid":null},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]},{"id":"https://openalex.org/I4210115145","display_name":"University of Minnesota, Duluth","ror":"https://ror.org/01hy4qx27","country_code":"US","type":"education","lineage":["https://openalex.org/I4210115145"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Hua Tang","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Minnesota, Duluth, Duluth, MN, USA","Electrical and Computer Engineering Department University of Minnesota Duluth, 55812 37, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Minnesota, Duluth, Duluth, MN, USA","institution_ids":["https://openalex.org/I4210115145"]},{"raw_affiliation_string":"Electrical and Computer Engineering Department University of Minnesota Duluth, 55812 37, USA","institution_ids":["https://openalex.org/I130238516"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5109898844"],"corresponding_institution_ids":["https://openalex.org/I130238516","https://openalex.org/I4210115145"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"37","last_page":"41"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6433859467506409},{"id":"https://openalex.org/keywords/six-sigma","display_name":"Six Sigma","score":0.6205778121948242},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.5826433897018433},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5009045600891113},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4918859004974365},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.48594605922698975},{"id":"https://openalex.org/keywords/design-of-experiments","display_name":"Design of experiments","score":0.43584758043289185},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.42734256386756897},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2060086727142334},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.19789108633995056},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16109803318977356}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6433859467506409},{"id":"https://openalex.org/C23119410","wikidata":"https://www.wikidata.org/wiki/Q236908","display_name":"Six Sigma","level":3,"score":0.6205778121948242},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.5826433897018433},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5009045600891113},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4918859004974365},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.48594605922698975},{"id":"https://openalex.org/C34559072","wikidata":"https://www.wikidata.org/wiki/Q2334061","display_name":"Design of experiments","level":2,"score":0.43584758043289185},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.42734256386756897},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2060086727142334},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.19789108633995056},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16109803318977356},{"id":"https://openalex.org/C34146451","wikidata":"https://www.wikidata.org/wiki/Q5048094","display_name":"Cascade","level":2,"score":0.0},{"id":"https://openalex.org/C42360764","wikidata":"https://www.wikidata.org/wiki/Q83588","display_name":"Chemical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsisoc.2007.4402469","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsisoc.2007.4402469","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IFIP International Conference on Very Large Scale Integration","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W118952169","https://openalex.org/W1498699371","https://openalex.org/W1531446014","https://openalex.org/W1983722771","https://openalex.org/W2039165693","https://openalex.org/W2044771513","https://openalex.org/W2108514314","https://openalex.org/W2116955129","https://openalex.org/W2126139645","https://openalex.org/W2127634990","https://openalex.org/W2137808030","https://openalex.org/W2141776905","https://openalex.org/W2147630201","https://openalex.org/W2147632348","https://openalex.org/W2152617501","https://openalex.org/W2153299515","https://openalex.org/W2157210245","https://openalex.org/W2184277408","https://openalex.org/W3020882730","https://openalex.org/W4236039924","https://openalex.org/W4253455740","https://openalex.org/W6629842775","https://openalex.org/W6679317935","https://openalex.org/W6681376487"],"related_works":["https://openalex.org/W1968741569","https://openalex.org/W2151342140","https://openalex.org/W2023690677","https://openalex.org/W3191667998","https://openalex.org/W2155220414","https://openalex.org/W1589152994","https://openalex.org/W2086478846","https://openalex.org/W3213043965","https://openalex.org/W2159725793","https://openalex.org/W2259171508"],"abstract_inverted_index":{"Statistical":[0],"analysis":[1,48],"has":[2,16],"become":[3],"increasingly":[4],"important":[5],"with":[6],"increasing":[7],"process":[8,89],"parameter":[9,51,90],"variations":[10,52],"in":[11,86],"manufacturing.":[12],"Monte":[13],"Carlo":[14],"method":[15,44,76,110],"been":[17],"most":[18],"popular":[19],"for":[20,28,45,53],"statistical":[21,47,101],"analysis,":[22],"but":[23],"it":[24],"is":[25],"not":[26],"efficient":[27,46],"complex":[29,54],"circuits/systems":[30,55],"due":[31],"to":[32,77,99],"overwhelming":[33],"computational":[34,117],"time.":[35],"In":[36],"this":[37],"paper,":[38],"we":[39,71,95],"present":[40],"a":[41,58,62,113],"general":[42],"hierarchical":[43],"of":[49,81,88,103],"performance":[50,84,107],"and":[56,119],"conduct":[57],"case":[59],"study":[60],"on":[61],"4th":[63],"order":[64],"continuous-time":[65],"Delta":[66],"Sigma":[67],"modulator.":[68],"At":[69],"circuit-level,":[70],"use":[72,96],"response":[73],"surface":[74],"modeling":[75],"extract":[78,100],"quadratic":[79],"models":[80,98],"circuit-":[82],"level":[83],"parameters":[85],"terms":[87],"variations.":[91],"Then,":[92],"at":[93],"system-level,":[94],"behavioral":[97],"distribution":[102],"the":[104],"overall":[105],"system":[106],"parameter.":[108],"The":[109],"can":[111],"achieve":[112],"good":[114],"tradeoff":[115],"between":[116],"efficiency":[118],"accuracy.":[120]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}