{"id":"https://openalex.org/W2146051750","doi":"https://doi.org/10.1109/vlsisoc.2007.4402466","title":"ReCPU: A parallel and pipelined architecture for regular expression matching","display_name":"ReCPU: A parallel and pipelined architecture for regular expression matching","publication_year":2007,"publication_date":"2007-10-01","ids":{"openalex":"https://openalex.org/W2146051750","doi":"https://doi.org/10.1109/vlsisoc.2007.4402466","mag":"2146051750"},"language":"en","primary_location":{"id":"doi:10.1109/vlsisoc.2007.4402466","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsisoc.2007.4402466","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IFIP International Conference on Very Large Scale Integration","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036380703","display_name":"Marco Paolieri","orcid":"https://orcid.org/0000-0001-5110-203X"},"institutions":[{"id":"https://openalex.org/I57201433","display_name":"Universit\u00e0 della Svizzera italiana","ror":"https://ror.org/03c4atk17","country_code":"CH","type":"education","lineage":["https://openalex.org/I57201433"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Marco Paolieri","raw_affiliation_strings":["ALaRI, Faculty of Informatics, University of Lugano, Lugano, Switzerland","[ALaRI-Faculty of informatics, University of Lugano, Switzerland]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ALaRI, Faculty of Informatics, University of Lugano, Lugano, Switzerland","institution_ids":["https://openalex.org/I57201433"]},{"raw_affiliation_string":"[ALaRI-Faculty of informatics, University of Lugano, Switzerland]","institution_ids":["https://openalex.org/I57201433"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000153020","display_name":"Ivano Bonesana","orcid":null},"institutions":[{"id":"https://openalex.org/I57201433","display_name":"Universit\u00e0 della Svizzera italiana","ror":"https://ror.org/03c4atk17","country_code":"CH","type":"education","lineage":["https://openalex.org/I57201433"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Ivano Bonesana","raw_affiliation_strings":["ALaRI, Faculty of Informatics, University of Lugano, Lugano, Switzerland","[ALaRI-Faculty of informatics, University of Lugano, Switzerland]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ALaRI, Faculty of Informatics, University of Lugano, Lugano, Switzerland","institution_ids":["https://openalex.org/I57201433"]},{"raw_affiliation_string":"[ALaRI-Faculty of informatics, University of Lugano, Switzerland]","institution_ids":["https://openalex.org/I57201433"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010543929","display_name":"Marco D. Santambrogio","orcid":"https://orcid.org/0000-0002-9883-9693"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Marco D. Santambrogio","raw_affiliation_strings":["Dipartimento di Elettronica e Informazione, Politecnico di Milano, Milan, Italy","Dipartimento di Elettronica e Informazione , Politecnico di Milano, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica e Informazione, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Dipartimento di Elettronica e Informazione , Politecnico di Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"19","last_page":"24"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.815608024597168},{"id":"https://openalex.org/keywords/regular-expression","display_name":"Regular expression","score":0.7838233709335327},{"id":"https://openalex.org/keywords/pattern-matching","display_name":"Pattern matching","score":0.5905774235725403},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.582221269607544},{"id":"https://openalex.org/keywords/expression","display_name":"Expression (computer science)","score":0.5653624534606934},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5362104177474976},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.49770525097846985},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.48030346632003784},{"id":"https://openalex.org/keywords/matching","display_name":"Matching (statistics)","score":0.4685676395893097},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.45358139276504517},{"id":"https://openalex.org/keywords/semantics","display_name":"Semantics (computer science)","score":0.4250376224517822},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2921833097934723},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.20751094818115234},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1857079565525055},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.12124255299568176},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09780985116958618},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08438906073570251}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.815608024597168},{"id":"https://openalex.org/C121329065","wikidata":"https://www.wikidata.org/wiki/Q185612","display_name":"Regular expression","level":2,"score":0.7838233709335327},{"id":"https://openalex.org/C68859911","wikidata":"https://www.wikidata.org/wiki/Q1503724","display_name":"Pattern matching","level":2,"score":0.5905774235725403},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.582221269607544},{"id":"https://openalex.org/C90559484","wikidata":"https://www.wikidata.org/wiki/Q778379","display_name":"Expression (computer science)","level":2,"score":0.5653624534606934},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5362104177474976},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.49770525097846985},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.48030346632003784},{"id":"https://openalex.org/C165064840","wikidata":"https://www.wikidata.org/wiki/Q1321061","display_name":"Matching (statistics)","level":2,"score":0.4685676395893097},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.45358139276504517},{"id":"https://openalex.org/C184337299","wikidata":"https://www.wikidata.org/wiki/Q1437428","display_name":"Semantics (computer science)","level":2,"score":0.4250376224517822},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2921833097934723},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.20751094818115234},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1857079565525055},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.12124255299568176},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09780985116958618},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08438906073570251},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/vlsisoc.2007.4402466","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsisoc.2007.4402466","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IFIP International Conference on Very Large Scale Integration","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.529.6211","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.529.6211","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://cial.csie.ncku.edu.tw/presentation/group_pdf/[IFIP-VLSI 2007]ReCPU_a Parallel and Pipelined Architecture for Regular Expression Matching.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.47999998927116394,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1506585561","https://openalex.org/W1601674470","https://openalex.org/W1707172707","https://openalex.org/W1911613893","https://openalex.org/W1976716770","https://openalex.org/W2002089154","https://openalex.org/W2100770420","https://openalex.org/W2119335436","https://openalex.org/W2132365957","https://openalex.org/W2139729124","https://openalex.org/W2141607151","https://openalex.org/W2532244949","https://openalex.org/W6636019649","https://openalex.org/W6637452973","https://openalex.org/W6680718215"],"related_works":["https://openalex.org/W1774017438","https://openalex.org/W2123199373","https://openalex.org/W4246925412","https://openalex.org/W2083577879","https://openalex.org/W4205780093","https://openalex.org/W2109464334","https://openalex.org/W2031647786","https://openalex.org/W2052853109","https://openalex.org/W2100501061","https://openalex.org/W1492858093"],"abstract_inverted_index":{"Text":[0],"pattern":[1],"matching":[2],"is":[3,58,106],"one":[4,86],"of":[5,13,41,83,93,95,109],"the":[6,37,68,96,107,110,118,133],"main":[7],"and":[8,21,61,122],"most":[9],"computation":[10],"intensive":[11],"parts":[12],"systems":[14],"such":[15],"as":[16],"Network":[17],"Intrusion":[18],"Detection":[19],"Systems":[20],"DNA":[22],"Sequencing":[23],"Matching.":[24],"Software":[25],"solutions":[26],"to":[27,65],"this":[28],"are":[29,130],"available":[30],"but":[31],"often":[32],"they":[33],"do":[34],"not":[35],"satisfy":[36],"requirements":[38],"in":[39],"terms":[40],"performance.":[42],"This":[43,73],"paper":[44],"presents":[45],"a":[46,59,81],"new":[47],"hardware":[48],"approach":[49],"for":[50],"regular":[51,70,111],"expression":[52,71],"matching:":[53],"ReCPU.":[54],"The":[55],"proposed":[56],"solution":[57],"parallel":[60,78],"pipelined":[62],"architecture":[63],"able":[64],"deal":[66],"with":[67],"common":[69],"semantics.":[72],"implementation":[74],"based":[75],"on":[76],"several":[77],"units":[79],"achieves":[80],"throughput":[82],"more":[84],"than":[85],"character":[87],"per":[88],"clock":[89],"cycle":[90],"(maximum":[91],"performance":[92],"state":[94],"art":[97],"solutions)":[98],"requiring":[99],"just":[100],"O(n)":[101],"memory":[102],"locations":[103],"(where":[104],"n":[105],"length":[108],"expression).":[112],"Performance":[113],"has":[114],"been":[115,126],"evaluated":[116],"synthesizing":[117],"VHDL":[119],"description.":[120],"Area":[121],"time":[123],"constraints":[124],"have":[125],"analyzed.":[127],"Experimental":[128],"results":[129],"obtained":[131],"simulating":[132],"architecture.":[134]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":3}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}