{"id":"https://openalex.org/W7138215819","doi":"https://doi.org/10.1109/vlsid68508.2026.00086","title":"Design and Analysis of Fused SIM(S)D Functional Units for RISC-V P-and-B Extensions Instructions","display_name":"Design and Analysis of Fused SIM(S)D Functional Units for RISC-V P-and-B Extensions Instructions","publication_year":2026,"publication_date":"2026-01-03","ids":{"openalex":"https://openalex.org/W7138215819","doi":"https://doi.org/10.1109/vlsid68508.2026.00086"},"language":null,"primary_location":{"id":"doi:10.1109/vlsid68508.2026.00086","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsid68508.2026.00086","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 39th International Conference on VLSI Design & 25th International Conference on Embedded Systems (VLSID)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Nancy Gupta","orcid":null},"institutions":[{"id":"https://openalex.org/I1331500379","display_name":"Centre for Development of Advanced Computing","ror":"https://ror.org/022abst40","country_code":"IN","type":"facility","lineage":["https://openalex.org/I1331500379","https://openalex.org/I4210121746"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Nancy Gupta","raw_affiliation_strings":["Secured Hardware and VLSI Design, Centre for Development of Advanced Computing (C-DAC),Bangalore,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Secured Hardware and VLSI Design, Centre for Development of Advanced Computing (C-DAC),Bangalore,India","institution_ids":["https://openalex.org/I1331500379"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091068830","display_name":"David Selvakumar","orcid":"https://orcid.org/0000-0002-7461-1416"},"institutions":[{"id":"https://openalex.org/I1331500379","display_name":"Centre for Development of Advanced Computing","ror":"https://ror.org/022abst40","country_code":"IN","type":"facility","lineage":["https://openalex.org/I1331500379","https://openalex.org/I4210121746"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"David Selvakumar","raw_affiliation_strings":["Secured Hardware and VLSI Design, Centre for Development of Advanced Computing (C-DAC),Bangalore,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Secured Hardware and VLSI Design, Centre for Development of Advanced Computing (C-DAC),Bangalore,India","institution_ids":["https://openalex.org/I1331500379"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028707436","display_name":"Gopal Raut","orcid":"https://orcid.org/0000-0002-1046-9457"},"institutions":[{"id":"https://openalex.org/I1331500379","display_name":"Centre for Development of Advanced Computing","ror":"https://ror.org/022abst40","country_code":"IN","type":"facility","lineage":["https://openalex.org/I1331500379","https://openalex.org/I4210121746"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Gopal Raut","raw_affiliation_strings":["Secured Hardware and VLSI Design, Centre for Development of Advanced Computing (C-DAC),Bangalore,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Secured Hardware and VLSI Design, Centre for Development of Advanced Computing (C-DAC),Bangalore,India","institution_ids":["https://openalex.org/I1331500379"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5066835728","display_name":"Pranose J. Edavoor","orcid":"https://orcid.org/0000-0002-2133-7126"},"institutions":[{"id":"https://openalex.org/I1331500379","display_name":"Centre for Development of Advanced Computing","ror":"https://ror.org/022abst40","country_code":"IN","type":"facility","lineage":["https://openalex.org/I1331500379","https://openalex.org/I4210121746"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Pranose J Edavoor","raw_affiliation_strings":["Secured Hardware and VLSI Design, Centre for Development of Advanced Computing (C-DAC),Bangalore,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Secured Hardware and VLSI Design, Centre for Development of Advanced Computing (C-DAC),Bangalore,India","institution_ids":["https://openalex.org/I1331500379"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1331500379"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.30600964,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"425","last_page":"430"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.14259999990463257,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.14259999990463257,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.07119999825954437,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.06350000202655792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.28360000252723694},{"id":"https://openalex.org/keywords/feature","display_name":"Feature (linguistics)","score":0.26570001244544983},{"id":"https://openalex.org/keywords/term","display_name":"Term (time)","score":0.2538999915122986},{"id":"https://openalex.org/keywords/measure","display_name":"Measure (data warehouse)","score":0.2418999969959259}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6277999877929688},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3718000054359436},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.28360000252723694},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2696000039577484},{"id":"https://openalex.org/C2776401178","wikidata":"https://www.wikidata.org/wiki/Q12050496","display_name":"Feature (linguistics)","level":2,"score":0.26570001244544983},{"id":"https://openalex.org/C61797465","wikidata":"https://www.wikidata.org/wiki/Q1188986","display_name":"Term (time)","level":2,"score":0.2538999915122986},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.25189998745918274},{"id":"https://openalex.org/C199639397","wikidata":"https://www.wikidata.org/wiki/Q1788588","display_name":"Engineering drawing","level":1,"score":0.24740000069141388},{"id":"https://openalex.org/C2780009758","wikidata":"https://www.wikidata.org/wiki/Q6804172","display_name":"Measure (data warehouse)","level":2,"score":0.2418999969959259},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.2313999980688095}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsid68508.2026.00086","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsid68508.2026.00086","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 39th International Conference on VLSI Design & 25th International Conference on Embedded Systems (VLSID)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W2800014709","https://openalex.org/W2980249900","https://openalex.org/W3157558182","https://openalex.org/W4288444508","https://openalex.org/W4313492219","https://openalex.org/W4321381226","https://openalex.org/W4385187210","https://openalex.org/W4385585306","https://openalex.org/W4393380263","https://openalex.org/W4403023445","https://openalex.org/W4403845094"],"related_works":[],"abstract_inverted_index":{"The":[0,18,96,130],"RISC-V":[1,107],"instruction":[2],"set":[3,84],"architecture":[4],"(ISA)":[5],"has":[6,118],"gained":[7],"widespread":[8],"adoption":[9],"due":[10],"to":[11,125],"its":[12],"modularity,":[13],"open":[14],"source,":[15],"and":[16,39,65,69,88,116,123,128,147,154,168,173],"extensibility.":[17],"P-extension":[19],"introduces":[20],"the":[21,44,62,100,111,134,142,161],"packed":[22],"SIMD":[23],"(Single":[24],"Instruction,":[25],"Multiple":[26],"Data)":[27],"operations,":[28],"aimed":[29],"at":[30,110],"efficient":[31],"execution":[32],"of":[33,67,85,144,157],"machine":[34],"learning,":[35],"vision,":[36],"signal":[37,56],"processing,":[38,57],"edge":[40],"computing":[41],"workloads.":[42],"Further,":[43],"B-Extension":[45],"provides":[46],"bit":[47,170],"manipulation":[48,171],"instructions":[49,153,172],"(BMI)":[50],"targeting":[51],"cryptography":[52],"algorithms,":[53],"communication":[54],"protocols,":[55],"etc.":[58],"This":[59],"paper":[60],"presents":[61],"design,":[63],"analysis,":[64],"verification":[66,117],"fused":[68,162],"pipelined":[70],"SIM(S)D":[71,101,163],"units":[72,102,164],"for":[73,99,150,160,165],"RISC-V-32/64":[74],"P-and-B":[75],"extensions":[76],"in":[77,121,141,180],"Verilog":[78],"HDL":[79],"that":[80],"support":[81,179],"a":[82],"comprehensive":[83],"323":[86,151,166],"P-SIMD":[87,152,167],"77":[89,169],"BMIs,":[90],"including":[91],"all":[92],"75":[93],"ratified":[94],"instructions.":[95],"front-end":[97],"interface":[98],"facilitates":[103],"integration":[104],"with":[105],"existing":[106],"processor":[108],"pipelines":[109],"EXE":[112],"stage.":[113],"Functional":[114],"simulation":[115],"been":[119],"performed":[120],"Vivado":[122],"QuestaSim":[124],"validate":[126],"accuracy":[127],"robustness.":[129],"FPGA":[131],"synthesis":[132],"on":[133],"Virtex":[135],"UltraScale":[136],"VCU":[137],"108":[138],"platform":[139],"resulted":[140],"utilization":[143],"17,682":[145],"LUTs":[146,159],"550":[148],"FFs":[149],"an":[155],"increase":[156],"17%":[158],"only":[174],"2.5%":[175],"without":[176],"carryless":[177],"multiplication":[178],"BMI.":[181]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2026-03-18T00:00:00"}