{"id":"https://openalex.org/W7137849882","doi":"https://doi.org/10.1109/vlsid68508.2026.00078","title":"Cost and Communication-Aware Fast Placement of Processing Elements in Chiplets for 2.5D Systems","display_name":"Cost and Communication-Aware Fast Placement of Processing Elements in Chiplets for 2.5D Systems","publication_year":2026,"publication_date":"2026-01-03","ids":{"openalex":"https://openalex.org/W7137849882","doi":"https://doi.org/10.1109/vlsid68508.2026.00078"},"language":null,"primary_location":{"id":"doi:10.1109/vlsid68508.2026.00078","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsid68508.2026.00078","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 39th International Conference on VLSI Design & 25th International Conference on Embedded Systems (VLSID)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5129714041","display_name":"Ayman Un Nisa","orcid":null},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Ayman Un Nisa","raw_affiliation_strings":["Indian Institute of Science,Bangalore,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Science,Bangalore,India","institution_ids":["https://openalex.org/I59270414"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038226209","display_name":"Ashok Jagannathan","orcid":null},"institutions":[{"id":"https://openalex.org/I4210154726","display_name":"SciGenom Labs (India)","ror":"https://ror.org/04mm8xb27","country_code":"IN","type":"company","lineage":["https://openalex.org/I4210154726"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Ashok Jagannathan","raw_affiliation_strings":["Agrani Labs,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Agrani Labs,India","institution_ids":["https://openalex.org/I4210154726"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5034794487","display_name":"Sumit K. Mandal","orcid":"https://orcid.org/0000-0002-3041-7486"},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sumit K. Mandal","raw_affiliation_strings":["Indian Institute of Science,Bangalore,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Science,Bangalore,India","institution_ids":["https://openalex.org/I59270414"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.34323721,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"377","last_page":"382"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.6301000118255615,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.6301000118255615,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.1370999962091446,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.05249999836087227,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/data-processing","display_name":"Data processing","score":0.3068999946117401},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.2750999927520752},{"id":"https://openalex.org/keywords/control-system","display_name":"Control system","score":0.2547000050544739},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.250900000333786},{"id":"https://openalex.org/keywords/component","display_name":"Component (thermodynamics)","score":0.25}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5676000118255615},{"id":"https://openalex.org/C138827492","wikidata":"https://www.wikidata.org/wiki/Q6661985","display_name":"Data processing","level":2,"score":0.3068999946117401},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.2906999886035919},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.2750999927520752},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.27300000190734863},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2623000144958496},{"id":"https://openalex.org/C17500928","wikidata":"https://www.wikidata.org/wiki/Q959968","display_name":"Control system","level":2,"score":0.2547000050544739},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.250900000333786},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.25},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.24379999935626984}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsid68508.2026.00078","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsid68508.2026.00078","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 39th International Conference on VLSI Design & 25th International Conference on Embedded Systems (VLSID)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G6548969761","display_name":null,"funder_award_id":"WMGT-23-0001","funder_id":"https://openalex.org/F4320337432","funder_display_name":"Center for Scientific Review"}],"funders":[{"id":"https://openalex.org/F4320337432","display_name":"Center for Scientific Review","ror":"https://ror.org/04r5s4b52"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2026-03-18T00:00:00"}