{"id":"https://openalex.org/W7137814327","doi":"https://doi.org/10.1109/vlsid68508.2026.00059","title":"A Novel 8T SRAM-Based In-Memory Computing Architecture for MAC-Derived Logical Functions","display_name":"A Novel 8T SRAM-Based In-Memory Computing Architecture for MAC-Derived Logical Functions","publication_year":2026,"publication_date":"2026-01-03","ids":{"openalex":"https://openalex.org/W7137814327","doi":"https://doi.org/10.1109/vlsid68508.2026.00059"},"language":null,"primary_location":{"id":"doi:10.1109/vlsid68508.2026.00059","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsid68508.2026.00059","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 39th International Conference on VLSI Design & 25th International Conference on Embedded Systems (VLSID)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5114138837","display_name":"A. M. F. L. M.","orcid":null},"institutions":[{"id":"https://openalex.org/I196608512","display_name":"PES University","ror":"https://ror.org/05m169e78","country_code":"IN","type":"education","lineage":["https://openalex.org/I196608512"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Amogh K M","raw_affiliation_strings":["PES University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"PES University","institution_ids":["https://openalex.org/I196608512"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008272065","display_name":"M S Sunita","orcid":null},"institutions":[{"id":"https://openalex.org/I196608512","display_name":"PES University","ror":"https://ror.org/05m169e78","country_code":"IN","type":"education","lineage":["https://openalex.org/I196608512"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sunita M S","raw_affiliation_strings":["PES University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"PES University","institution_ids":["https://openalex.org/I196608512"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I196608512"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.20834263,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"263","last_page":"268"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.16269999742507935,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.16269999742507935,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.16120000183582306,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.07720000296831131,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4058000147342682},{"id":"https://openalex.org/keywords/function","display_name":"Function (biology)","score":0.30379998683929443},{"id":"https://openalex.org/keywords/systems-architecture","display_name":"Systems architecture","score":0.295199990272522},{"id":"https://openalex.org/keywords/feature","display_name":"Feature (linguistics)","score":0.27320000529289246},{"id":"https://openalex.org/keywords/component","display_name":"Component (thermodynamics)","score":0.2678000032901764}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6996999979019165},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4058000147342682},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3869999945163727},{"id":"https://openalex.org/C14036430","wikidata":"https://www.wikidata.org/wiki/Q3736076","display_name":"Function (biology)","level":2,"score":0.30379998683929443},{"id":"https://openalex.org/C98025372","wikidata":"https://www.wikidata.org/wiki/Q477538","display_name":"Systems architecture","level":3,"score":0.295199990272522},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.29100000858306885},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.29019999504089355},{"id":"https://openalex.org/C2776401178","wikidata":"https://www.wikidata.org/wiki/Q12050496","display_name":"Feature (linguistics)","level":2,"score":0.27320000529289246},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.26919999718666077},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.2678000032901764},{"id":"https://openalex.org/C2776359362","wikidata":"https://www.wikidata.org/wiki/Q2145286","display_name":"Representation (politics)","level":3,"score":0.26170000433921814},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.25380000472068787}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsid68508.2026.00059","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsid68508.2026.00059","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 39th International Conference on VLSI Design & 25th International Conference on Embedded Systems (VLSID)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.5192623138427734}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W2331783522","https://openalex.org/W2527492855","https://openalex.org/W2753463544","https://openalex.org/W2775637085","https://openalex.org/W2900095825","https://openalex.org/W2966878541","https://openalex.org/W3013739639","https://openalex.org/W3201362361","https://openalex.org/W4225739994","https://openalex.org/W4312715812"],"related_works":[],"abstract_inverted_index":{"This":[0,17],"paper":[1],"presents":[2],"an":[3,46],"in-memory":[4],"computing":[5],"(IMC)":[6],"architecture":[7,18,50],"developed":[8],"on":[9,32],"an$8":[10],"\\times":[11],"8$array":[12],"of":[13,40,62,124,130,136,144],"8T":[14,47],"SRAM":[15,41,65],"cells.":[16],"enables":[19],"both":[20],"multi-bit":[21],"parallel":[22],"Multiply-Accumulate":[23],"(MAC)":[24],"operations":[25,120],"and":[26,54,93,118,133,142],"standard":[27],"memory":[28],"processing":[29],"through":[30],"charge-sharing":[31],"dedicated":[33],"read":[34,53],"bit-lines.":[35],"By":[36],"leveraging":[37],"the":[38,59,73,97,112],"maturity":[39],"technology,":[42],"this":[43],"work":[44],"introduces":[45],"SRAM-based":[48],"IMC":[49],"that":[51],"decouples":[52],"write":[55],"paths,":[56],"thereby":[57],"overcoming":[58],"reliability":[60],"limitations":[61],"prior":[63],"6T":[64],"designs.":[66],"A":[67],"novel":[68],"analog-to-digital":[69],"decoding":[70],"scheme":[71],"converts":[72],"MAC":[74,117,140],"voltage":[75],"output":[76],"into":[77],"digital":[78],"counts,":[79],"which":[80],"are":[81],"subsequently":[82],"interpreted":[83],"to":[84],"realize":[85],"fundamental":[86],"logic":[87],"functions":[88],"including":[89],"AND/NAND,":[90],"NOR/OR,":[91],"XOR/XNOR,":[92],"1-bit":[94],"addition":[95],"within":[96],"same":[98],"array.":[99],"Simulated":[100],"in":[101],"a":[102,122,128],"90":[103],"nm":[104],"CMOS":[105],"process":[106],"at":[107,121],"1.8":[108],"V":[109],"supply":[110],"voltage,":[111],"proposed":[113],"design":[114],"achieves":[115],"8-bit":[116],"logical":[119],"frequency":[123],"142.85":[125],"MHz,":[126],"with":[127],"latency":[129],"0.7":[131],"ns":[132],"energy":[134],"consumption":[135],"56.56":[137],"fJ/bit":[138],"per":[139],"operation":[141],"throughput":[143],"1":[145],"5.":[146],"8":[147],"~":[148],"M":[149],"operations/s.":[150]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2026-03-18T00:00:00"}