{"id":"https://openalex.org/W7138084189","doi":"https://doi.org/10.1109/vlsid68508.2026.00048","title":"FPGA-Based 2-Phase Asynchronous Circuit Design for High Performance Computing","display_name":"FPGA-Based 2-Phase Asynchronous Circuit Design for High Performance Computing","publication_year":2026,"publication_date":"2026-01-03","ids":{"openalex":"https://openalex.org/W7138084189","doi":"https://doi.org/10.1109/vlsid68508.2026.00048"},"language":null,"primary_location":{"id":"doi:10.1109/vlsid68508.2026.00048","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsid68508.2026.00048","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 39th International Conference on VLSI Design & 25th International Conference on Embedded Systems (VLSID)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5115965403","display_name":"Suman Kalyan Porel","orcid":null},"institutions":[{"id":"https://openalex.org/I155837530","display_name":"National Institute of Technology Durgapur","ror":"https://ror.org/04ds0jm32","country_code":"IN","type":"education","lineage":["https://openalex.org/I155837530"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Suman Kalyan Porel","raw_affiliation_strings":["National Institute of Technology,ECE Department,Durgapur,WB,India,713209"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Institute of Technology,ECE Department,Durgapur,WB,India,713209","institution_ids":["https://openalex.org/I155837530"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015192313","display_name":"Subhadeep Nag","orcid":null},"institutions":[{"id":"https://openalex.org/I155837530","display_name":"National Institute of Technology Durgapur","ror":"https://ror.org/04ds0jm32","country_code":"IN","type":"education","lineage":["https://openalex.org/I155837530"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Subhadeep Nag","raw_affiliation_strings":["National Institute of Technology,ECE Department,Durgapur,WB,India,713209"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Institute of Technology,ECE Department,Durgapur,WB,India,713209","institution_ids":["https://openalex.org/I155837530"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5129706160","display_name":"Hemanta Kumar Mondal","orcid":null},"institutions":[{"id":"https://openalex.org/I155837530","display_name":"National Institute of Technology Durgapur","ror":"https://ror.org/04ds0jm32","country_code":"IN","type":"education","lineage":["https://openalex.org/I155837530"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Hemanta Kumar Mondal","raw_affiliation_strings":["National Institute of Technology,ECE Department,Durgapur,WB,India,713209"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Institute of Technology,ECE Department,Durgapur,WB,India,713209","institution_ids":["https://openalex.org/I155837530"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5067032127","display_name":"Aniruddha Chandra","orcid":"https://orcid.org/0000-0002-9247-9009"},"institutions":[{"id":"https://openalex.org/I155837530","display_name":"National Institute of Technology Durgapur","ror":"https://ror.org/04ds0jm32","country_code":"IN","type":"education","lineage":["https://openalex.org/I155837530"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Aniruddha Chandra","raw_affiliation_strings":["National Institute of Technology,ECE Department,Durgapur,WB,India,713209"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Institute of Technology,ECE Department,Durgapur,WB,India,713209","institution_ids":["https://openalex.org/I155837530"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I155837530"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"197","last_page":"202"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9175000190734863,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9175000190734863,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.012400000356137753,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.007699999958276749,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4226999878883362},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.397599995136261},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.26899999380111694},{"id":"https://openalex.org/keywords/systems-design","display_name":"Systems design","score":0.26429998874664307},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.26409998536109924}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.654699981212616},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4226999878883362},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.397599995136261},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34850001335144043},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.2948000133037567},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.26899999380111694},{"id":"https://openalex.org/C31352089","wikidata":"https://www.wikidata.org/wiki/Q3750474","display_name":"Systems design","level":2,"score":0.26429998874664307},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.26409998536109924},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.2621999979019165},{"id":"https://openalex.org/C83283714","wikidata":"https://www.wikidata.org/wiki/Q121117","display_name":"Supercomputer","level":2,"score":0.2567000091075897},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25429999828338623}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsid68508.2026.00048","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsid68508.2026.00048","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 39th International Conference on VLSI Design & 25th International Conference on Embedded Systems (VLSID)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.7142199873924255}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W2097035292","https://openalex.org/W2125025973","https://openalex.org/W2137541450","https://openalex.org/W2149534087","https://openalex.org/W2153257335","https://openalex.org/W2160160584","https://openalex.org/W2544340377","https://openalex.org/W2908473507","https://openalex.org/W2947307636","https://openalex.org/W2978614371","https://openalex.org/W3103997615","https://openalex.org/W3216521497","https://openalex.org/W4387885599","https://openalex.org/W4392174018","https://openalex.org/W4403021823"],"related_works":[],"abstract_inverted_index":{"This":[0],"work":[1],"explores":[2],"the":[3,20,42,54,58,117,124,143,163,174],"design":[4,55,112,118],"methodology":[5,26,73],"and":[6,41,134,142,159],"FPGA-based":[7],"realization":[8],"of":[9,13,44,60,82,116,126,162,173],"asynchronous":[10],"circuits":[11,145],"composed":[12],"static":[14],"data-flow":[15],"handshake":[16,67,135],"components":[17,100],"governed":[18],"by":[19],"two-phase":[21],"bundled-data":[22],"(BD)":[23],"protocol.":[24],"The":[25,69,114,169],"integrates":[27],"tutorial-driven":[28],"exposition":[29],"with":[30,48],"formal":[31],"architectural":[32],"analysis,":[33],"emphasizing":[34],"a":[35,75,87,127],"rigorous":[36],"approach":[37],"to":[38,53,179],"initialization":[39],"strategies":[40],"construction":[43],"coupled":[45],"ring":[46],"structures":[47,107],"arbitrary":[49],"token":[50],"distributions.":[51],"Central":[52],"flow":[56,119],"is":[57,120],"use":[59],"Mousetrap-style":[61],"control":[62],"templates,":[63],"enabling":[64],"localized,":[65],"transition-driven":[66],"logic.":[68],"paper":[70],"substantiates":[71],"its":[72],"through":[74,123,148],"comprehensive":[76],"power-performance-area":[77],"evaluation,":[78],"including":[79],"gate-level":[80],"synthesis":[81],"core":[83],"handshaking":[84],"primitives":[85],"in":[86],"32":[88],"nm":[89],"CMOS":[90],"technology":[91],"node.":[92],"Furthermore,":[93],"it":[94],"incorporates":[95],"peephole-level":[96],"optimizations,":[97],"wherein":[98],"composite":[99],"such":[101],"as":[102],"merged":[103],"Join-register":[104],"or":[105],"MUX-register":[106],"are":[108,146],"synthesized":[109],"for":[110],"improved":[111,178],"efficiency.":[113],"practicality":[115],"ultimately":[121],"validated":[122],"implementation":[125],"Fibonacci":[128],"sequence":[129],"generator,":[130],"showcasing":[131],"correct":[132],"functionality":[133],"compliance":[136],"across":[137],"all":[138],"components.":[139],"All":[140],"modules":[141],"target":[144],"verified":[147],"full-system":[149],"deployment":[150],"on":[151],"Xilinx":[152],"Basys":[153],"3":[154],"FPGA":[155],"board,":[156],"confirming":[157],"robustness":[158],"functional":[160],"correctness":[161],"protocol":[164],"under":[165],"real":[166],"hardware":[167],"conditions.":[168],"average":[170],"PPA":[171],"metric":[172],"Mousetrap":[175],"controller":[176],"has":[177],"38%.":[180]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2026-03-18T00:00:00"}