{"id":"https://openalex.org/W7138672341","doi":"https://doi.org/10.1109/vlsid68508.2026.00046","title":"Low-Power UART Architecture with Integrated SECDED for Reliable Asynchronous Communication","display_name":"Low-Power UART Architecture with Integrated SECDED for Reliable Asynchronous Communication","publication_year":2026,"publication_date":"2026-01-03","ids":{"openalex":"https://openalex.org/W7138672341","doi":"https://doi.org/10.1109/vlsid68508.2026.00046"},"language":null,"primary_location":{"id":"doi:10.1109/vlsid68508.2026.00046","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsid68508.2026.00046","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 39th International Conference on VLSI Design & 25th International Conference on Embedded Systems (VLSID)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012119448","display_name":"Vatsal Rathod","orcid":null},"institutions":[{"id":"https://openalex.org/I266678185","display_name":"Gujarat National Law University","ror":"https://ror.org/00q6pka22","country_code":"IN","type":"education","lineage":["https://openalex.org/I266678185"]},{"id":"https://openalex.org/I27674431","display_name":"Indian Institute of Technology Gandhinagar","ror":"https://ror.org/0036p5w23","country_code":"IN","type":"education","lineage":["https://openalex.org/I27674431"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Vatsal Rathod","raw_affiliation_strings":["PDEU Gandhinagar,Department of ECE,Gandhinagar,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"PDEU Gandhinagar,Department of ECE,Gandhinagar,India","institution_ids":["https://openalex.org/I27674431","https://openalex.org/I266678185"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5129694148","display_name":"Jay Patel","orcid":null},"institutions":[{"id":"https://openalex.org/I266678185","display_name":"Gujarat National Law University","ror":"https://ror.org/00q6pka22","country_code":"IN","type":"education","lineage":["https://openalex.org/I266678185"]},{"id":"https://openalex.org/I27674431","display_name":"Indian Institute of Technology Gandhinagar","ror":"https://ror.org/0036p5w23","country_code":"IN","type":"education","lineage":["https://openalex.org/I27674431"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Jay Patel","raw_affiliation_strings":["PDEU Gandhinagar,Department of ECE,Gandhinagar,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"PDEU Gandhinagar,Department of ECE,Gandhinagar,India","institution_ids":["https://openalex.org/I27674431","https://openalex.org/I266678185"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5129743132","display_name":"Gunjan Thakur","orcid":null},"institutions":[{"id":"https://openalex.org/I27674431","display_name":"Indian Institute of Technology Gandhinagar","ror":"https://ror.org/0036p5w23","country_code":"IN","type":"education","lineage":["https://openalex.org/I27674431"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Gunjan Thakur","raw_affiliation_strings":["PDEU Gandhinagar,Department of ICT,Gandhinagar,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"PDEU Gandhinagar,Department of ICT,Gandhinagar,India","institution_ids":["https://openalex.org/I27674431"]}]},{"author_position":"last","author":{"id":null,"display_name":"Abhishek Ray","orcid":null},"institutions":[{"id":"https://openalex.org/I266678185","display_name":"Gujarat National Law University","ror":"https://ror.org/00q6pka22","country_code":"IN","type":"education","lineage":["https://openalex.org/I266678185"]},{"id":"https://openalex.org/I27674431","display_name":"Indian Institute of Technology Gandhinagar","ror":"https://ror.org/0036p5w23","country_code":"IN","type":"education","lineage":["https://openalex.org/I27674431"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Abhishek Ray","raw_affiliation_strings":["PDEU Gandhinagar,Department of ECE,Gandhinagar,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"PDEU Gandhinagar,Department of ECE,Gandhinagar,India","institution_ids":["https://openalex.org/I27674431","https://openalex.org/I266678185"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"185","last_page":"190"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.7488999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.7488999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14455","display_name":"Technology and Education Systems","score":0.03240000084042549,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.018400000408291817,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/universal-asynchronous-receiver/transmitter","display_name":"Universal asynchronous receiver/transmitter","score":0.828000009059906},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.5443000197410583},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.4244000017642975},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4124000072479248},{"id":"https://openalex.org/keywords/systems-architecture","display_name":"Systems architecture","score":0.3479999899864197}],"concepts":[{"id":"https://openalex.org/C161911788","wikidata":"https://www.wikidata.org/wiki/Q190157","display_name":"Universal asynchronous receiver/transmitter","level":3,"score":0.828000009059906},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7075999975204468},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.5443000197410583},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.4244000017642975},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.413100004196167},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4124000072479248},{"id":"https://openalex.org/C98025372","wikidata":"https://www.wikidata.org/wiki/Q477538","display_name":"Systems architecture","level":3,"score":0.3479999899864197},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.27140000462532043},{"id":"https://openalex.org/C557945733","wikidata":"https://www.wikidata.org/wiki/Q389772","display_name":"Data transmission","level":2,"score":0.26930001378059387},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.25279998779296875}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsid68508.2026.00046","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsid68508.2026.00046","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 39th International Conference on VLSI Design & 25th International Conference on Embedded Systems (VLSID)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8018691539764404,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W3019259883","https://openalex.org/W3097859005","https://openalex.org/W3172574134","https://openalex.org/W4388951006","https://openalex.org/W4392063027","https://openalex.org/W4393404825","https://openalex.org/W4402594829","https://openalex.org/W4402980760","https://openalex.org/W4407362860","https://openalex.org/W4407378159","https://openalex.org/W4407785174"],"related_works":[],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3],"compact,":[4],"low-power":[5],"UART":[6,46,133],"architecture":[7,84],"integrated":[8],"with":[9,94],"Single":[10],"Error":[11,15],"Correction":[12],"and":[13,24,63,74,80,115,120,128,141,147],"Double":[14],"Detection":[16],"(SECDED)":[17],"for":[18,137],"reliable":[19],"serial":[20,149],"communication":[21],"in":[22,72],"noisy":[23],"resource-constrained":[25],"environments.":[26],"The":[27],"design":[28],"incorporates":[29],"an":[30,35],"extended":[31],"Hamming":[32],"encoder\u2014decoder":[33],"within":[34],"FSM-controlled":[36],"pipelined":[37],"framework,":[38],"enabling":[39],"real-time":[40],"error":[41],"correction":[42],"without":[43],"violating":[44],"standard":[45],"timing":[47,116],"conventions.":[48],"Operating":[49],"at":[50],"only":[51],"six":[52],"times":[53],"the":[54,57,83,131],"baud":[55],"rate,":[56],"proposed":[58,132],"approach":[59],"reduces":[60],"hardware":[61],"complexity":[62],"power":[64,96],"consumption":[65],"compared":[66],"to":[67,98],"traditional":[68],"oversampling":[69],"schemes.":[70],"Implemented":[71],"Verilog":[73],"synthesized":[75],"on":[76],"150":[77],"nm":[78],"ASIC":[79],"FPGA":[81,104],"platforms,":[82],"achieves":[85],"error-free":[86],"data":[87],"transfer":[88],"while":[89],"consuming":[90],"just":[91],"0.099":[92],"W,":[93],"dynamic":[95],"limited":[97],"2%":[99],"through":[100],"optimized":[101],"clock":[102],"gating.":[103],"resource":[105],"utilization":[106],"remains":[107],"below":[108],"1%.":[109],"Extensive":[110],"verification\u2014including":[111],"unit":[112],"tests,":[113],"errorinjection,":[114],"analysis\u2014confirms":[117],"protocol":[118],"compliance":[119],"robust":[121],"SECDED":[122],"operation.":[123],"With":[124],"minimal":[125],"area":[126],"overhead":[127],"enhanced":[129],"reliability,":[130],"is":[134],"well":[135],"suited":[136],"IoT,":[138],"smart":[139],"home,":[140],"other":[142],"safety-critical":[143],"applications":[144],"requiring":[145],"energy-efficient":[146],"fault-tolerant":[148],"links.":[150]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2026-03-18T00:00:00"}