{"id":"https://openalex.org/W7137896524","doi":"https://doi.org/10.1109/vlsid68508.2026.00033","title":"BHARAT-TPM: Micro-Architecture Design of Scalable Hardware Random Number Generator for a RISC-V Trusted Platform Module","display_name":"BHARAT-TPM: Micro-Architecture Design of Scalable Hardware Random Number Generator for a RISC-V Trusted Platform Module","publication_year":2026,"publication_date":"2026-01-03","ids":{"openalex":"https://openalex.org/W7137896524","doi":"https://doi.org/10.1109/vlsid68508.2026.00033"},"language":null,"primary_location":{"id":"doi:10.1109/vlsid68508.2026.00033","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsid68508.2026.00033","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 39th International Conference on VLSI Design & 25th International Conference on Embedded Systems (VLSID)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5119572123","display_name":"Soumya G Hosmani","orcid":null},"institutions":[{"id":"https://openalex.org/I1331500379","display_name":"Centre for Development of Advanced Computing","ror":"https://ror.org/022abst40","country_code":"IN","type":"facility","lineage":["https://openalex.org/I1331500379","https://openalex.org/I4210121746"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Soumya G Hosmani","raw_affiliation_strings":["Centre for Development of Advanced Computing (C-DAC),Bangalore,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Centre for Development of Advanced Computing (C-DAC),Bangalore,India","institution_ids":["https://openalex.org/I1331500379"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102417176","display_name":"Raja Sekar K","orcid":null},"institutions":[{"id":"https://openalex.org/I1331500379","display_name":"Centre for Development of Advanced Computing","ror":"https://ror.org/022abst40","country_code":"IN","type":"facility","lineage":["https://openalex.org/I1331500379","https://openalex.org/I4210121746"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Raja Sekar K","raw_affiliation_strings":["Centre for Development of Advanced Computing (C-DAC),Bangalore,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Centre for Development of Advanced Computing (C-DAC),Bangalore,India","institution_ids":["https://openalex.org/I1331500379"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022564712","display_name":"Aneesh Raveendran","orcid":null},"institutions":[{"id":"https://openalex.org/I1331500379","display_name":"Centre for Development of Advanced Computing","ror":"https://ror.org/022abst40","country_code":"IN","type":"facility","lineage":["https://openalex.org/I1331500379","https://openalex.org/I4210121746"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Aneesh Raveendran","raw_affiliation_strings":["Centre for Development of Advanced Computing (C-DAC),Bangalore,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Centre for Development of Advanced Computing (C-DAC),Bangalore,India","institution_ids":["https://openalex.org/I1331500379"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028262376","display_name":"Vivian Desalphine","orcid":null},"institutions":[{"id":"https://openalex.org/I1331500379","display_name":"Centre for Development of Advanced Computing","ror":"https://ror.org/022abst40","country_code":"IN","type":"facility","lineage":["https://openalex.org/I1331500379","https://openalex.org/I4210121746"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Vivian Desalphine","raw_affiliation_strings":["Centre for Development of Advanced Computing (C-DAC),Bangalore,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Centre for Development of Advanced Computing (C-DAC),Bangalore,India","institution_ids":["https://openalex.org/I1331500379"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103748459","display_name":"Hari Babu P","orcid":null},"institutions":[{"id":"https://openalex.org/I1331500379","display_name":"Centre for Development of Advanced Computing","ror":"https://ror.org/022abst40","country_code":"IN","type":"facility","lineage":["https://openalex.org/I1331500379","https://openalex.org/I4210121746"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Hari Babu P","raw_affiliation_strings":["Centre for Development of Advanced Computing (C-DAC),Bangalore,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Centre for Development of Advanced Computing (C-DAC),Bangalore,India","institution_ids":["https://openalex.org/I1331500379"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5129707483","display_name":"S D Sudarsan","orcid":null},"institutions":[{"id":"https://openalex.org/I1331500379","display_name":"Centre for Development of Advanced Computing","ror":"https://ror.org/022abst40","country_code":"IN","type":"facility","lineage":["https://openalex.org/I1331500379","https://openalex.org/I4210121746"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"S D Sudarsan","raw_affiliation_strings":["Centre for Development of Advanced Computing (C-DAC),Bangalore,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Centre for Development of Advanced Computing (C-DAC),Bangalore,India","institution_ids":["https://openalex.org/I1331500379"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1331500379"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.3799647,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"109","last_page":"114"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.5634999871253967,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.5634999871253967,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11017","display_name":"Chaos-based Image/Signal Encryption","score":0.23589999973773956,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.11909999698400497,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.520799994468689},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.39089998602867126},{"id":"https://openalex.org/keywords/random-number-generation","display_name":"Random number generation","score":0.37700000405311584},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3077000081539154},{"id":"https://openalex.org/keywords/scale","display_name":"Scale (ratio)","score":0.30480000376701355}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6694999933242798},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5396000146865845},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.520799994468689},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4846999943256378},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.39089998602867126},{"id":"https://openalex.org/C201866948","wikidata":"https://www.wikidata.org/wiki/Q228206","display_name":"Random number generation","level":2,"score":0.37700000405311584},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3077000081539154},{"id":"https://openalex.org/C2778755073","wikidata":"https://www.wikidata.org/wiki/Q10858537","display_name":"Scale (ratio)","level":2,"score":0.30480000376701355},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.299699991941452},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.25459998846054077},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.2531999945640564},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.25110000371932983}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsid68508.2026.00033","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsid68508.2026.00033","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 39th International Conference on VLSI Design & 25th International Conference on Embedded Systems (VLSID)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2784781042","https://openalex.org/W2894536116","https://openalex.org/W3140517496","https://openalex.org/W4293370535","https://openalex.org/W4298403653","https://openalex.org/W4385819628","https://openalex.org/W4400187671","https://openalex.org/W4406258251","https://openalex.org/W4409426097"],"related_works":[],"abstract_inverted_index":{"Trusted":[0],"Platform":[1],"Modules":[2],"(TPMs)":[3],"are":[4],"widely":[5],"used":[6],"in":[7,28,57,147,196],"modern":[8],"digital":[9,35],"systems":[10],"to":[11],"provide":[12],"a":[13,25,83,184],"Root-of-Trust":[14],"and":[15,40,113,120,133,150,173,190],"support":[16],"for":[17,47,73,108,175,192],"various":[18],"security":[19,199],"applications.":[20,200],"Random":[21,87],"number":[22,38,49],"generation":[23,50],"plays":[24],"crucial":[26],"role":[27],"secure":[29,74],"applications":[30],"such":[31],"as":[32],"message":[33],"authentication,":[34],"signatures,":[36],"pseudo-random":[37],"generation,":[39],"cryptographic":[41,55,67,194],"key":[42],"derivation.":[43],"Dedicated":[44],"hardware":[45,91],"accelerators":[46,68],"random":[48],"enhances":[51],"the":[52,60,127,162],"performance":[53],"of":[54,62,186],"operations":[56,195],"TPMs.":[58,141],"With":[59],"rise":[61],"RISC-V":[63,98],"open-source":[64],"architectures,":[65],"integrating":[66],"into":[69,95],"TPMs":[70],"is":[71,93,145,159,164],"vital":[72],"embedded":[75],"designs.":[76],"In":[77],"this":[78,80],"context,":[79],"paper":[81],"presents":[82],"high-performance,":[84],"AXI":[85],"enabled":[86],"Number":[88],"Generator":[89],"(RNG)":[90],"accelerator":[92,124,144,158,182],"integrated":[94,160],"an":[96],"indigenous":[97],"based,":[99],"named":[100],"BHARAT-TPM.":[101],"The":[102,123,142,156,179],"RNG":[103,143,181],"micro-architecture":[104],"has":[105],"been":[106],"validated":[107,174],"compliance":[109],"with":[110,126,152,161],"NIST":[111,153],"SP800-90B":[112],"supports":[114],"three":[115],"output":[116],"widths":[117],"(128,":[118],"256,":[119],"512":[121],"bits).":[122],"interfaces":[125],"system":[128],"through":[129],"AXI-4":[130],"compliant":[131],"control":[132],"data":[134],"registers,":[135],"ensuring":[136],"seamless":[137],"integration":[138],"within":[139],"RISC-V-based":[140],"implemented":[146],"Verilog":[148],"RTL":[149],"verified":[151],"test":[154],"vectors.":[155],"proposed":[157,180],"BHARAT-TPM":[163],"prototyped":[165],"on":[166],"Xilinx":[167],"Virtex":[168],"UltraScale":[169],"VCU118":[170],"FPGA":[171],"devices":[172],"TCG":[176],"2.0":[177],"commands.":[178],"achieves":[183],"frequency":[185],"370":[187],"Mhz,":[188],"demonstrating":[189],"suitability":[191],"high-speed":[193],"TPM":[197],"based":[198]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2026-03-18T00:00:00"}