{"id":"https://openalex.org/W7138199299","doi":"https://doi.org/10.1109/vlsid68508.2026.00030","title":"Design and FPGA Implementation of a Wide-Range and Area-Efficient Programmable Frequency Divider","display_name":"Design and FPGA Implementation of a Wide-Range and Area-Efficient Programmable Frequency Divider","publication_year":2026,"publication_date":"2026-01-03","ids":{"openalex":"https://openalex.org/W7138199299","doi":"https://doi.org/10.1109/vlsid68508.2026.00030"},"language":null,"primary_location":{"id":"doi:10.1109/vlsid68508.2026.00030","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsid68508.2026.00030","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 39th International Conference on VLSI Design &amp;amp; 25th International Conference on Embedded Systems (VLSID)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5129706621","display_name":"Shriniket Hemant Tare","orcid":null},"institutions":[{"id":"https://openalex.org/I4210127441","display_name":"Indian Institute of Technology Jammu","ror":"https://ror.org/02f0vsw63","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210127441"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Shriniket Hemant Tare","raw_affiliation_strings":["Indian Institute of Technology,Jammu,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology,Jammu,India","institution_ids":["https://openalex.org/I4210127441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016522720","display_name":"Rohit B. Chaurasiya","orcid":"https://orcid.org/0000-0003-2810-9588"},"institutions":[{"id":"https://openalex.org/I4210127441","display_name":"Indian Institute of Technology Jammu","ror":"https://ror.org/02f0vsw63","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210127441"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Rohit Chaurasiya","raw_affiliation_strings":["Indian Institute of Technology,Jammu,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology,Jammu,India","institution_ids":["https://openalex.org/I4210127441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5129676894","display_name":"Dron Sankhala","orcid":null},"institutions":[{"id":"https://openalex.org/I4210127441","display_name":"Indian Institute of Technology Jammu","ror":"https://ror.org/02f0vsw63","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210127441"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Dron Sankhala","raw_affiliation_strings":["Indian Institute of Technology,Jammu,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology,Jammu,India","institution_ids":["https://openalex.org/I4210127441"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101993590","display_name":"Chandan Yadav","orcid":"https://orcid.org/0000-0002-6811-9759"},"institutions":[{"id":"https://openalex.org/I4210127441","display_name":"Indian Institute of Technology Jammu","ror":"https://ror.org/02f0vsw63","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210127441"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Chandan Yadav","raw_affiliation_strings":["Indian Institute of Technology,Jammu,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology,Jammu,India","institution_ids":["https://openalex.org/I4210127441"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210127441"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.30589204,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"91","last_page":"96"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.36169999837875366,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.36169999837875366,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.2567000091075897,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.05220000073313713,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.47909998893737793},{"id":"https://openalex.org/keywords/frequency-divider","display_name":"Frequency divider","score":0.33730000257492065},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.31360000371932983},{"id":"https://openalex.org/keywords/erasable-programmable-logic-device","display_name":"Erasable programmable logic device","score":0.30390000343322754},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.29339998960494995}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5735999941825867},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.47909998893737793},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3693000078201294},{"id":"https://openalex.org/C74982907","wikidata":"https://www.wikidata.org/wiki/Q1455624","display_name":"Frequency divider","level":3,"score":0.33730000257492065},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.31360000371932983},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3075000047683716},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.30550000071525574},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.30480000376701355},{"id":"https://openalex.org/C110050671","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Erasable programmable logic device","level":5,"score":0.30390000343322754},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.29339998960494995},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.28600001335144043},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.26919999718666077},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.2651999890804291}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsid68508.2026.00030","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsid68508.2026.00030","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 39th International Conference on VLSI Design &amp;amp; 25th International Conference on Embedded Systems (VLSID)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.42054376006126404,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F1383419904","display_name":"Indian Institute of Technology Jammu","ror":"https://ror.org/02f0vsw63"},{"id":"https://openalex.org/F4320325255","display_name":"Ministry of Electronics and Information technology","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"This":[0,41,156],"paper":[1],"presents":[2],"a":[3,15,22,71,90,103,127,151,161],"new":[4,23],"programmable":[5],"frequency":[6,60,130,184],"divider":[7],"designed":[8],"to":[9],"generate":[10],"any":[11],"integer":[12],"division":[13,100,114],"of":[14,36,59,131,165,176,185],"parent":[16],"clock":[17,30,87,183],"frequency.":[18],"We":[19],"first":[20],"introduce":[21],"mathematical":[24],"expression":[25],"for":[26,98,112],"the":[27,34,56,83,135],"desired":[28],"output":[29,86],"period,":[31],"which":[32],"forms":[33],"basis":[35],"our":[37,195],"proposed":[38,63,196],"VLSI":[39,64,137],"architecture.":[40],"architecture,":[42],"primarily":[43],"comprising":[44],"two":[45],"parallel":[46],"comparators":[47],"and":[48,53,102,109,122,147,210],"counters,":[49],"is":[50],"inherently":[51],"area-efficient":[52],"accurately":[54],"handles":[55],"fractional":[57],"component":[58],"division.":[61],"The":[62,116,171],"architecture":[65,138],"has":[66,139],"been":[67,140],"successfully":[68],"prototyped":[69],"on":[70],"Basys-3":[72],"Field":[73],"Programmable":[74],"Gate":[75],"Array":[76],"(FPGA)":[77],"board.":[78],"Measured":[79],"results":[80],"demonstrate":[81],"that":[82,194],"design":[84,172,197],"generates":[85],"frequencies":[88],"with":[89,190],"<tex":[91,166,200,211],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[92,167,201,212],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$\\mathbf{5":[93],"0":[94],"\\%}$</tex>":[95,206,217],"duty":[96,104],"cycle":[97,105],"even":[99],"ratios":[101],"between":[106],"40":[107,152],"%":[108,111],"50":[110],"odd":[113],"ratios.":[115],"FPGA":[117],"implementation":[118,158],"utilizes":[119],"88":[120],"LUTs":[121],"59":[123],"slice":[124],"registers,":[125],"achieving":[126],"maximum":[128,182],"operating":[129,179],"118.23":[132],"MHz.":[133],"Furthermore,":[134],"suggested":[136],"Application":[141],"Specific":[142],"Integrated":[143],"Circuit":[144],"(ASIC)":[145],"synthesized":[146],"post-layout":[148],"simulated":[149],"in":[150,160,208,219],"nm":[153],"CMOS":[154],"process.":[155],"ASIC":[157],"resulted":[159],"compact":[162],"core":[163],"area":[164,209],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$1103":[168],"\\mu":[169],"~\\mathrm{m}^{2}$</tex>.":[170],"consumes":[173],"0.839":[174],"mW":[175],"power":[177,220],"while":[178],"at":[180],"its":[181],"1":[186],"GHz.":[187],"A":[188],"comparison":[189],"state-of-the-art":[191],"implementations":[192],"reveals":[193],"achieves":[198],"an":[199],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$\\mathbf{8":[202],"9.":[203],"4":[204],"3":[205],"reduction":[207,218],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$\\mathbf{3":[213],"2.":[214],"7":[215,216],"consumption.":[221]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2026-03-18T00:00:00"}