{"id":"https://openalex.org/W7138349853","doi":"https://doi.org/10.1109/vlsid68508.2026.00016","title":"An FPGA-Based Secure and Privacy-Aware RISC-V SoC with a CNN Accelerator for Edge AI","display_name":"An FPGA-Based Secure and Privacy-Aware RISC-V SoC with a CNN Accelerator for Edge AI","publication_year":2026,"publication_date":"2026-01-03","ids":{"openalex":"https://openalex.org/W7138349853","doi":"https://doi.org/10.1109/vlsid68508.2026.00016"},"language":null,"primary_location":{"id":"doi:10.1109/vlsid68508.2026.00016","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsid68508.2026.00016","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 39th International Conference on VLSI Design &amp;amp; 25th International Conference on Embedded Systems (VLSID)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024459239","display_name":"Priyanshu Tyagi","orcid":null},"institutions":[{"id":"https://openalex.org/I154851008","display_name":"Indian Institute of Technology Roorkee","ror":"https://ror.org/00582g326","country_code":"IN","type":"education","lineage":["https://openalex.org/I154851008"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Priyanshu Tyagi","raw_affiliation_strings":["IIT Roorkee"],"affiliations":[{"raw_affiliation_string":"IIT Roorkee","institution_ids":["https://openalex.org/I154851008"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5129653932","display_name":"Rhythm Patel","orcid":null},"institutions":[{"id":"https://openalex.org/I42014448","display_name":"Sardar Vallabhbhai National Institute of Technology Surat","ror":"https://ror.org/02y394t43","country_code":"IN","type":"education","lineage":["https://openalex.org/I42014448"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Rhythm Patel","raw_affiliation_strings":["SVNIT Surat"],"affiliations":[{"raw_affiliation_string":"SVNIT Surat","institution_ids":["https://openalex.org/I42014448"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012290807","display_name":"Sparsh Mittal","orcid":"https://orcid.org/0000-0002-2908-993X"},"institutions":[{"id":"https://openalex.org/I154851008","display_name":"Indian Institute of Technology Roorkee","ror":"https://ror.org/00582g326","country_code":"IN","type":"education","lineage":["https://openalex.org/I154851008"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sparsh Mittal","raw_affiliation_strings":["IIT Roorkee"],"affiliations":[{"raw_affiliation_string":"IIT Roorkee","institution_ids":["https://openalex.org/I154851008"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058497166","display_name":"Rekha S. Singhal","orcid":"https://orcid.org/0000-0002-2621-6497"},"institutions":[{"id":"https://openalex.org/I4210104194","display_name":"Tennessee Cancer Specialists","ror":"https://ror.org/01krbfc31","country_code":"US","type":"healthcare","lineage":["https://openalex.org/I4210104194"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rekha Singhal","raw_affiliation_strings":["TCS Research"],"affiliations":[{"raw_affiliation_string":"TCS Research","institution_ids":["https://openalex.org/I4210104194"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5024459239"],"corresponding_institution_ids":["https://openalex.org/I154851008"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.91162878,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"7","last_page":"12"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.4194999933242798,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.4194999933242798,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.41110000014305115,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.017799999564886093,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.4675000011920929},{"id":"https://openalex.org/keywords/feature","display_name":"Feature (linguistics)","score":0.31279999017715454},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.3043000102043152},{"id":"https://openalex.org/keywords/edge-device","display_name":"Edge device","score":0.2955000102519989},{"id":"https://openalex.org/keywords/edge-detection","display_name":"Edge detection","score":0.2711000144481659}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6486999988555908},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.4675000011920929},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.38760000467300415},{"id":"https://openalex.org/C2776401178","wikidata":"https://www.wikidata.org/wiki/Q12050496","display_name":"Feature (linguistics)","level":2,"score":0.31279999017715454},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.3043000102043152},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.29840001463890076},{"id":"https://openalex.org/C138236772","wikidata":"https://www.wikidata.org/wiki/Q25098575","display_name":"Edge device","level":3,"score":0.2955000102519989},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.28049999475479126},{"id":"https://openalex.org/C193536780","wikidata":"https://www.wikidata.org/wiki/Q1513153","display_name":"Edge detection","level":4,"score":0.2711000144481659},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.2671000063419342},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2655999958515167},{"id":"https://openalex.org/C812465","wikidata":"https://www.wikidata.org/wiki/Q5058375","display_name":"Cellular neural network","level":3,"score":0.25459998846054077}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsid68508.2026.00016","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsid68508.2026.00016","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 39th International Conference on VLSI Design &amp;amp; 25th International Conference on Embedded Systems (VLSID)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"We":[0],"propose":[1],"a":[2,10,14,20,82],"privacy-aware":[3],"RISC-V":[4],"SoC":[5],"for":[6,59,148,161],"edge":[7,163],"inference,":[8],"integrating":[9],"pipelined":[11],"RV32IMC":[12],"CPU,":[13],"quantized":[15],"FPGA-based":[16],"CNN":[17,76],"accelerator,":[18],"and":[19,31,104,128,141,150],"lightweight":[21],"hardware":[22],"security":[23,73],"module.":[24],"The":[25,34,120,153,166],"accelerator":[26,96],"employs":[27],"parallel":[28],"8-bit":[29],"MAC":[30],"max-pooling":[32],"units.":[33],"design":[35],"also":[36],"features":[37],"inter-layer":[38],"pipelining":[39],"in":[40],"addition":[41],"to":[42,50,53],"intra-layer":[43],"parallelism.":[44],"This":[45,62],"allows":[46],"partial":[47],"feature":[48],"maps":[49],"be":[51],"sent":[52],"the":[54,95,117,156],"next":[55],"layers":[56],"without":[57],"waiting":[58],"full":[60],"completion.":[61],"approach":[63],"significantly":[64],"cuts":[65],"down":[66],"on":[67,90],"inference":[68,98],"latency.":[69],"Moreover,":[70],"we":[71],"enforce":[72],"through":[74],"custom":[75],"instructions":[77],"embedding":[78],"challenge-response":[79],"authentication,":[80],"while":[81],"noise":[83],"injection":[84],"unit":[85],"ensures":[86],"output":[87],"privacy.":[88],"Implemented":[89],"an":[91],"Xilinx":[92],"Zynq-7000":[93],"FPGA,":[94],"achieves":[97],"latencies":[99],"of":[100,125,158],"0.25":[101],"ms":[102,106],"(MNIST)":[103],"15.93":[105],"(CIFAR-10),":[107],"delivering":[108],"more":[109],"than":[110],"<tex":[111,135,142],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[112,136,143],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$10":[113],"\\times$</tex>":[114],"speedup":[115],"over":[116],"sequential":[118],"baselines.":[119],"system":[121],"delivers":[122],"peak":[123],"throughput":[124],"10.56":[126],"GOPS":[127],"2.48":[129],"GOPS,":[130],"with":[131],"energy":[132],"efficiency":[133],"reaching":[134],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$60.3":[137],"\\text{TOPS}":[138,145],"/":[139,146],"\\mathrm{W}$</tex>":[140,147],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$10.3":[144],"MNIST":[149],"CIFAR-10,":[151],"respectively.":[152],"results":[154],"demonstrate":[155],"viability":[157],"our":[159],"work":[160],"secure":[162],"AI":[164],"workloads.":[165],"code":[167],"is":[168],"available":[169],"at":[170],"https://shorturl.at/hb5NU.":[171]},"counts_by_year":[],"updated_date":"2026-03-20T20:47:17.329874","created_date":"2026-03-18T00:00:00"}