{"id":"https://openalex.org/W2085333597","doi":"https://doi.org/10.1109/vlsid.2015.40","title":"A Novel CKE-ODT-CSN Encoding Scheme in DDR Memory Interface","display_name":"A Novel CKE-ODT-CSN Encoding Scheme in DDR Memory Interface","publication_year":2015,"publication_date":"2015-01-01","ids":{"openalex":"https://openalex.org/W2085333597","doi":"https://doi.org/10.1109/vlsid.2015.40","mag":"2085333597"},"language":"en","primary_location":{"id":"doi:10.1109/vlsid.2015.40","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsid.2015.40","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 28th International Conference on VLSI Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003137219","display_name":"Vinod Inipodu Murugan","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Vinod Inipodu Murugan","raw_affiliation_strings":["System Design Engineering, Rambus Chip Technologies, Bangalore, India","Syst. Design Eng., Rambus Chip Technol., Bangalore, India"],"affiliations":[{"raw_affiliation_string":"System Design Engineering, Rambus Chip Technologies, Bangalore, India","institution_ids":[]},{"raw_affiliation_string":"Syst. Design Eng., Rambus Chip Technol., Bangalore, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035694289","display_name":"Narayanan Mayandi","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Narayanan Mayandi","raw_affiliation_strings":["SMTS-II, System Design Engineering Rambus Chip Technologies, Bangalore, India","Syst. Design Eng., Rambus Chip Technol., Bangalore, India"],"affiliations":[{"raw_affiliation_string":"SMTS-II, System Design Engineering Rambus Chip Technologies, Bangalore, India","institution_ids":[]},{"raw_affiliation_string":"Syst. Design Eng., Rambus Chip Technol., Bangalore, India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5015537552","display_name":"Arul Sendhil","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sendhil Arul","raw_affiliation_strings":["System Design Engineering, Rambus Chip Technologies, Bangalore, India","Syst. Design Eng., Rambus Chip Technol., Bangalore, India"],"affiliations":[{"raw_affiliation_string":"System Design Engineering, Rambus Chip Technologies, Bangalore, India","institution_ids":[]},{"raw_affiliation_string":"Syst. Design Eng., Rambus Chip Technol., Bangalore, India","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5003137219"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.08349618,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"204","last_page":"208"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12162","display_name":"Cellular Automata and Applications","score":0.9890999794006348,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.8729379773139954},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.7766628265380859},{"id":"https://openalex.org/keywords/encoding","display_name":"Encoding (memory)","score":0.7249094247817993},{"id":"https://openalex.org/keywords/coding","display_name":"Coding (social sciences)","score":0.6651654839515686},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6517177224159241},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.48460230231285095},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.44840458035469055},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.43144524097442627},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3779647946357727},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36143654584884644},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3177635967731476},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.30370983481407166},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17987802624702454},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12327545881271362},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08925458788871765},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.0811208188533783}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.8729379773139954},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.7766628265380859},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.7249094247817993},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.6651654839515686},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6517177224159241},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.48460230231285095},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.44840458035469055},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.43144524097442627},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3779647946357727},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36143654584884644},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3177635967731476},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.30370983481407166},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17987802624702454},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12327545881271362},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08925458788871765},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0811208188533783},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsid.2015.40","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsid.2015.40","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 28th International Conference on VLSI Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W1548144261"],"related_works":["https://openalex.org/W2368824897","https://openalex.org/W1508050556","https://openalex.org/W1910862367","https://openalex.org/W2379365082","https://openalex.org/W2370747590","https://openalex.org/W2030109976","https://openalex.org/W2369260257","https://openalex.org/W2389120450","https://openalex.org/W55249799","https://openalex.org/W4242191701"],"abstract_inverted_index":{"In":[0],"the":[1,11,14,52,61,68,95,98,102,110],"continuous":[2],"evolution":[3],"of":[4,29,43,97],"DRAM":[5,44,62],"technologies":[6],"and":[7,21,40,45,58,73,83,101],"increased":[8],"pin":[9],"count,":[10],"paper":[12,36,91],"outlines":[13],"roadblocks":[15],"faced":[16],"in":[17,31],"adding":[18],"new":[19],"pins":[20,30,42,66],"presents":[22,46],"a":[23,47],"novel":[24],"coding":[25,48,111],"approach":[26],"for":[27],"elimination":[28],"DDR":[32,87],"memory":[33],"interface.":[34],"The":[35,71,90],"targets":[37],"CSN,":[38],"CKE":[39],"ODT":[41],"algorithm":[49,100],"where":[50],"all":[51],"mentioned":[53],"pins'":[54],"information":[55],"is":[56],"encoded":[57],"transferred":[59],"to":[60],"on":[63],"only":[64],"two":[65],"against":[67],"original":[69],"three.":[70],"encoding":[72,99],"decoding":[74],"blocks":[75],"are":[76],"discussed":[77],"across":[78],"both":[79],"single":[80],"data":[81,85],"rate":[82,86],"double":[84],"CA":[88],"topology.":[89],"concludes":[92],"by":[93],"explaining":[94],"importance":[96],"additional":[103],"features":[104],"which":[105],"can":[106],"be":[107],"supported":[108],"through":[109],"scheme.":[112]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}