{"id":"https://openalex.org/W2134487315","doi":"https://doi.org/10.1109/vlsid.2007.110","title":"Modeling of Leakages in Nano-Scale DG MOSFET to Implement Low Power SRAM: A Device/Circuit Co-Design","display_name":"Modeling of Leakages in Nano-Scale DG MOSFET to Implement Low Power SRAM: A Device/Circuit Co-Design","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W2134487315","doi":"https://doi.org/10.1109/vlsid.2007.110","mag":"2134487315"},"language":"en","primary_location":{"id":"doi:10.1109/vlsid.2007.110","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsid.2007.110","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047237761","display_name":"Deblina Sarkar","orcid":"https://orcid.org/0000-0002-9662-1666"},"institutions":[{"id":"https://openalex.org/I189109744","display_name":"Indian Institute of Technology Dhanbad","ror":"https://ror.org/013v3cc28","country_code":"IN","type":"education","lineage":["https://openalex.org/I189109744"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Deblina Sarkar","raw_affiliation_strings":["Department of Electronics and Instrumentation Engineering, Indian School of Mines University, Dhanbad, India","Dept. of Electron. & Instrum. Eng., Indian Sch. of Mines, Dhanbad"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Instrumentation Engineering, Indian School of Mines University, Dhanbad, India","institution_ids":["https://openalex.org/I189109744"]},{"raw_affiliation_string":"Dept. of Electron. & Instrum. Eng., Indian Sch. of Mines, Dhanbad","institution_ids":["https://openalex.org/I189109744"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003379315","display_name":"Samiran Ganguly","orcid":"https://orcid.org/0000-0002-6632-1574"},"institutions":[{"id":"https://openalex.org/I189109744","display_name":"Indian Institute of Technology Dhanbad","ror":"https://ror.org/013v3cc28","country_code":"IN","type":"education","lineage":["https://openalex.org/I189109744"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Samiran Ganguly","raw_affiliation_strings":["Department of Electronics and Instrumentation Engineering, Indian School of Mines University, Dhanbad, India","Indian School of Mines, Dhanbad, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Instrumentation Engineering, Indian School of Mines University, Dhanbad, India","institution_ids":["https://openalex.org/I189109744"]},{"raw_affiliation_string":"Indian School of Mines, Dhanbad, India","institution_ids":["https://openalex.org/I189109744"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101668246","display_name":"Deepanjan Datta","orcid":"https://orcid.org/0000-0001-8398-4276"},"institutions":[{"id":"https://openalex.org/I189109744","display_name":"Indian Institute of Technology Dhanbad","ror":"https://ror.org/013v3cc28","country_code":"IN","type":"education","lineage":["https://openalex.org/I189109744"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Deepanjan Datta","raw_affiliation_strings":["Department of Electronics and Instrumentation Engineering, Indian School of Mines University, Dhanbad, India","Indian School of Mines, Dhanbad, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Instrumentation Engineering, Indian School of Mines University, Dhanbad, India","institution_ids":["https://openalex.org/I189109744"]},{"raw_affiliation_string":"Indian School of Mines, Dhanbad, India","institution_ids":["https://openalex.org/I189109744"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037973434","display_name":"A. A. P. Sarab","orcid":null},"institutions":[{"id":"https://openalex.org/I189109744","display_name":"Indian Institute of Technology Dhanbad","ror":"https://ror.org/013v3cc28","country_code":"IN","type":"education","lineage":["https://openalex.org/I189109744"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"A. A. P. Sarab","raw_affiliation_strings":["Department of Electronics and Instrumentation Engineering, Indian School of Mines University, Dhanbad, India","Indian School of Mines, Dhanbad, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Instrumentation Engineering, Indian School of Mines University, Dhanbad, India","institution_ids":["https://openalex.org/I189109744"]},{"raw_affiliation_string":"Indian School of Mines, Dhanbad, India","institution_ids":["https://openalex.org/I189109744"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064560509","display_name":"Sudeb Dasgupta","orcid":"https://orcid.org/0000-0002-4044-1594"},"institutions":[{"id":"https://openalex.org/I154851008","display_name":"Indian Institute of Technology Roorkee","ror":"https://ror.org/00582g326","country_code":"IN","type":"education","lineage":["https://openalex.org/I154851008"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sudeb Dasgupta","raw_affiliation_strings":["Department of Electronics and Computer Engineering, Indian Institute of Technology, Roorkee, India","[Indian Institute of Technology, Roorkee]"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Computer Engineering, Indian Institute of Technology, Roorkee, India","institution_ids":["https://openalex.org/I154851008"]},{"raw_affiliation_string":"[Indian Institute of Technology, Roorkee]","institution_ids":["https://openalex.org/I154851008"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5047237761"],"corresponding_institution_ids":["https://openalex.org/I189109744"],"apc_list":null,"apc_paid":null,"fwci":0.3512,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.66944513,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"183","last_page":"188"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.7955003976821899},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7934933304786682},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.7185010313987732},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.5191887617111206},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5073625445365906},{"id":"https://openalex.org/keywords/nanoelectronics","display_name":"Nanoelectronics","score":0.4917497932910919},{"id":"https://openalex.org/keywords/short-channel-effect","display_name":"Short-channel effect","score":0.4811905026435852},{"id":"https://openalex.org/keywords/leakage-power","display_name":"Leakage power","score":0.47717610001564026},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.47192955017089844},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.44496703147888184},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4312775135040283},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.42817267775535583},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.41639983654022217},{"id":"https://openalex.org/keywords/metal-gate","display_name":"Metal gate","score":0.41424012184143066},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3915542960166931},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.390499472618103},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3842135965824127},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2809784710407257},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2575496733188629},{"id":"https://openalex.org/keywords/gate-oxide","display_name":"Gate oxide","score":0.24907302856445312},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.16459563374519348}],"concepts":[{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.7955003976821899},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7934933304786682},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.7185010313987732},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.5191887617111206},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5073625445365906},{"id":"https://openalex.org/C141400236","wikidata":"https://www.wikidata.org/wiki/Q1479544","display_name":"Nanoelectronics","level":2,"score":0.4917497932910919},{"id":"https://openalex.org/C11918236","wikidata":"https://www.wikidata.org/wiki/Q7501554","display_name":"Short-channel effect","level":5,"score":0.4811905026435852},{"id":"https://openalex.org/C2987719587","wikidata":"https://www.wikidata.org/wiki/Q1811428","display_name":"Leakage power","level":4,"score":0.47717610001564026},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.47192955017089844},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.44496703147888184},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4312775135040283},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.42817267775535583},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.41639983654022217},{"id":"https://openalex.org/C51140833","wikidata":"https://www.wikidata.org/wiki/Q6822740","display_name":"Metal gate","level":5,"score":0.41424012184143066},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3915542960166931},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.390499472618103},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3842135965824127},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2809784710407257},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2575496733188629},{"id":"https://openalex.org/C2361726","wikidata":"https://www.wikidata.org/wiki/Q5527031","display_name":"Gate oxide","level":4,"score":0.24907302856445312},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.16459563374519348},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsid.2007.110","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsid.2007.110","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.4699999988079071,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1661368752","https://openalex.org/W1997219567","https://openalex.org/W2043399112","https://openalex.org/W2048631599","https://openalex.org/W2056960812","https://openalex.org/W2070871477","https://openalex.org/W2119424026","https://openalex.org/W2143024227","https://openalex.org/W2153197104","https://openalex.org/W2163231535","https://openalex.org/W2165081214","https://openalex.org/W2169713500","https://openalex.org/W3147650139","https://openalex.org/W4210341450","https://openalex.org/W6636884962"],"related_works":["https://openalex.org/W2385877031","https://openalex.org/W2381853949","https://openalex.org/W2375445966","https://openalex.org/W4240755120","https://openalex.org/W2189306768","https://openalex.org/W2769847582","https://openalex.org/W1806452506","https://openalex.org/W2157926832","https://openalex.org/W2905980237","https://openalex.org/W4390619433"],"abstract_inverted_index":{"Double-gate":[0],"(DG)":[1],"MOSFET":[2],"has":[3],"emerged":[4],"as":[5],"one":[6],"of":[7,55,75],"the":[8,27,53,73],"most":[9],"promising":[10],"devices":[11,82],"for":[12,35],"logic":[13],"and":[14,32,87],"memory":[15],"circuit":[16],"design":[17],"in":[18,89],"sub":[19],"10nm":[20],"regime.":[21],"In":[22],"this":[23],"paper,":[24],"we":[25,51],"investigate":[26],"gate-to-channel":[28],"leakage,":[29],"EDT,":[30],"BTBT":[31,86],"sub-threshold":[33],"leakage":[34,61],"DG":[36,65,68,81],"MOSFET.":[37],"Simulations":[38],"are":[39],"performed":[40],"using":[41,64,76],"2D":[42],"Poisson-Schrodinger":[43],"simulator":[44],"with":[45],"tight-binding":[46],"Green's":[47],"function":[48],"approach.":[49],"Then":[50],"analyze":[52],"effect":[54],"parameter":[56],"variation":[57],"to":[58],"optimize":[59],"low":[60],"SRAM":[62,90],"cell":[63],"devices.":[66],"The":[67],"device/circuit":[69],"co-design":[70],"successfully":[71],"demonstrates":[72],"benefit":[74],"metal":[77],"gate":[78],"intrinsic":[79],"body":[80],"which":[83],"significantly":[84],"reduces":[85],"EDT":[88],"architecture":[91]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}