{"id":"https://openalex.org/W2135327658","doi":"https://doi.org/10.1109/vlsid.2006.74","title":"Double-gate SOI devices for low-power and high-performance applications","display_name":"Double-gate SOI devices for low-power and high-performance applications","publication_year":2006,"publication_date":"2006-01-01","ids":{"openalex":"https://openalex.org/W2135327658","doi":"https://doi.org/10.1109/vlsid.2006.74","mag":"2135327658"},"language":"en","primary_location":{"id":"doi:10.1109/vlsid.2006.74","is_oa":true,"landing_page_url":"https://doi.org/10.1109/vlsid.2006.74","pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1581491","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1581491","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031161187","display_name":"Kaushik Roy","orcid":"https://orcid.org/0009-0002-3375-2877"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"K. Roy","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","Dept. of Electr. & Comput. Eng., Purdue Univ., West Lafayette, IN, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Purdue Univ., West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066983905","display_name":"Hamid Mahmoodi","orcid":"https://orcid.org/0000-0003-4237-3086"},"institutions":[{"id":"https://openalex.org/I71838634","display_name":"San Francisco State University","ror":"https://ror.org/05ykr0121","country_code":"US","type":"education","lineage":["https://openalex.org/I71838634"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"H. Mahmoodi","raw_affiliation_strings":["School of Engineering, San Francisco State University, San Francisco, CA, USA","San Francisco State University"],"affiliations":[{"raw_affiliation_string":"School of Engineering, San Francisco State University, San Francisco, CA, USA","institution_ids":["https://openalex.org/I71838634"]},{"raw_affiliation_string":"San Francisco State University","institution_ids":["https://openalex.org/I71838634"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009591041","display_name":"Saibal Mukhopadhyay","orcid":"https://orcid.org/0000-0002-8894-3390"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Mukhopadhyay","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","Purdue University"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]},{"raw_affiliation_string":"Purdue University","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032113702","display_name":"H. Ananthan","orcid":null},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"H. Ananthan","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","Purdue University"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]},{"raw_affiliation_string":"Purdue University","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015267141","display_name":"Aditya Bansal","orcid":"https://orcid.org/0000-0002-2952-2385"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Bansal","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","Purdue University"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]},{"raw_affiliation_string":"Purdue University","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081424572","display_name":"Tamer Cakici","orcid":null},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"T. Cakici","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","Purdue University"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]},{"raw_affiliation_string":"Purdue University","institution_ids":["https://openalex.org/I219193219"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5031161187"],"corresponding_institution_ids":["https://openalex.org/I219193219"],"apc_list":null,"apc_paid":null,"fwci":3.3848,"has_fulltext":false,"cited_by_count":31,"citation_normalized_percentile":{"value":0.92265582,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"8 pp.","last_page":"8 pp."},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6107591390609741},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5495157241821289},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5287988781929016},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5213593244552612},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.5164294838905334},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4684332311153412},{"id":"https://openalex.org/keywords/gate-equivalent","display_name":"Gate equivalent","score":0.4599328339099884},{"id":"https://openalex.org/keywords/nor-logic","display_name":"NOR logic","score":0.4510655701160431},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.437887579202652},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4108167588710785},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.3935166001319885},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.2349521815776825},{"id":"https://openalex.org/keywords/gate-oxide","display_name":"Gate oxide","score":0.2116694152355194},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20538541674613953},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09336164593696594}],"concepts":[{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6107591390609741},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5495157241821289},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5287988781929016},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5213593244552612},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.5164294838905334},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4684332311153412},{"id":"https://openalex.org/C60697091","wikidata":"https://www.wikidata.org/wiki/Q5527009","display_name":"Gate equivalent","level":5,"score":0.4599328339099884},{"id":"https://openalex.org/C165862026","wikidata":"https://www.wikidata.org/wiki/Q670372","display_name":"NOR logic","level":5,"score":0.4510655701160431},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.437887579202652},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4108167588710785},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.3935166001319885},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.2349521815776825},{"id":"https://openalex.org/C2361726","wikidata":"https://www.wikidata.org/wiki/Q5527031","display_name":"Gate oxide","level":4,"score":0.2116694152355194},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20538541674613953},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09336164593696594}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsid.2006.74","is_oa":true,"landing_page_url":"https://doi.org/10.1109/vlsid.2006.74","pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1581491","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06)","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1109/vlsid.2006.74","is_oa":true,"landing_page_url":"https://doi.org/10.1109/vlsid.2006.74","pdf_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1581491","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06)","raw_type":"proceedings-article"},"sustainable_development_goals":[{"score":0.8700000047683716,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2135327658.pdf","grobid_xml":"https://content.openalex.org/works/W2135327658.grobid-xml"},"referenced_works_count":31,"referenced_works":["https://openalex.org/W1489111899","https://openalex.org/W1489322347","https://openalex.org/W1496237396","https://openalex.org/W1498120486","https://openalex.org/W1509276103","https://openalex.org/W1546921719","https://openalex.org/W1570043141","https://openalex.org/W1594700695","https://openalex.org/W1661368752","https://openalex.org/W1989335873","https://openalex.org/W2097506792","https://openalex.org/W2105943231","https://openalex.org/W2111050400","https://openalex.org/W2111269147","https://openalex.org/W2128049185","https://openalex.org/W2131941931","https://openalex.org/W2132217529","https://openalex.org/W2141096523","https://openalex.org/W2142796540","https://openalex.org/W2144223789","https://openalex.org/W2145304030","https://openalex.org/W2157024459","https://openalex.org/W2159537081","https://openalex.org/W2162262000","https://openalex.org/W2168772341","https://openalex.org/W2170331381","https://openalex.org/W2532139375","https://openalex.org/W2984064246","https://openalex.org/W4210341450","https://openalex.org/W6676374691","https://openalex.org/W6685223294"],"related_works":["https://openalex.org/W4226211266","https://openalex.org/W1574518580","https://openalex.org/W1496213896","https://openalex.org/W2154629222","https://openalex.org/W3165307257","https://openalex.org/W1017999001","https://openalex.org/W2791832526","https://openalex.org/W4361799621","https://openalex.org/W2109857948","https://openalex.org/W4295177619"],"abstract_inverted_index":{"Double-gate":[0],"(DG)":[1],"transistors":[2,108],"have":[3,51,62,69],"emerged":[4],"as":[5,158],"promising":[6],"devices":[7,40,56,85,182],"for":[8],"nano-scale":[9],"circuits":[10,130,156],"due":[11],"to":[12,17,32,35,46,90,105,171],"their":[13],"better":[14],"scalability":[15],"compared":[16,34],"bulk":[18],"CMOS.":[19],"Among":[20],"the":[21,73,117,149,178,184],"various":[22],"types":[23],"of":[24,78,129,142,151,180,186],"DG":[25,39,55,84,143],"devices,":[26],"quasi-planar":[27],"SOI":[28],"FinFETs":[29],"are":[30],"easier":[31],"manufacture":[33],"planar":[36],"double-gate":[37],"devices.":[38,144],"with":[41,57],"independent":[42,139,152,172],"gates":[43,61],"(separate":[44],"contacts":[45],"back":[47,81],"and":[48,59,80,93,121,133,166,183,189],"front":[49,79],"gates)":[50],"recently":[52],"been":[53,64],"developed.":[54],"symmetric":[58],"asymmetric":[60,181],"also":[63,176],"demonstrated.":[65],"Such":[66],"device":[67],"options":[68],"direct":[70],"implications":[71],"at":[72],"circuit":[74,193],"level.":[75],"Independent":[76,99],"control":[77,101],"gate":[82,100,140,153,173],"in":[83,96,109,114,116,131,155],"can":[86,102,136],"be":[87,103],"effectively":[88],"used":[89,104],"improve":[91],"performance":[92],"reduce":[94],"power":[95,123],"sub-50nm":[97],"circuits.":[98],"merge":[106],"parallel":[107],"non-critical":[110],"paths.":[111],"This":[112],"results":[113],"reduction":[115],"effective":[118],"switching":[119],"capacitance":[120],"hence":[122],"dissipation.":[124],"We":[125],"show":[126,148],"a":[127],"variety":[128],"logic":[132,160],"memory":[134],"that":[135],"benefit":[137,150],"from":[138],"operation":[141,154],"As":[145],"examples,":[146],"we":[147,175],"such":[157],"dynamic":[159],"circuits,":[161],"Schmitt":[162],"triggers,":[163],"sense":[164],"amplifiers,":[165],"SRAM":[167],"cells.":[168],"In":[169],"addition":[170],"option,":[174],"investigate":[177],"usefulness":[179],"impact":[185],"width":[187],"quantization":[188],"process":[190],"variations":[191],"on":[192],"design.":[194]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}