{"id":"https://openalex.org/W3048848924","doi":"https://doi.org/10.1109/vlsicircuits18222.2020.9162843","title":"1.03pW/b Ultra-Low Leakage Voltage-Stacked SRAM for Intelligent Edge Processors","display_name":"1.03pW/b Ultra-Low Leakage Voltage-Stacked SRAM for Intelligent Edge Processors","publication_year":2020,"publication_date":"2020-06-01","ids":{"openalex":"https://openalex.org/W3048848924","doi":"https://doi.org/10.1109/vlsicircuits18222.2020.9162843","mag":"3048848924"},"language":"en","primary_location":{"id":"doi:10.1109/vlsicircuits18222.2020.9162843","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsicircuits18222.2020.9162843","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE Symposium on VLSI Circuits","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100777019","display_name":"Jingcheng Wang","orcid":"https://orcid.org/0000-0001-5831-9063"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Jingcheng Wang","raw_affiliation_strings":["University of Michigan, Ann Arbor"],"affiliations":[{"raw_affiliation_string":"University of Michigan, Ann Arbor","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003532703","display_name":"Hyochan An","orcid":"https://orcid.org/0000-0002-6322-025X"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hyochan An","raw_affiliation_strings":["University of Michigan, Ann Arbor"],"affiliations":[{"raw_affiliation_string":"University of Michigan, Ann Arbor","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036388111","display_name":"Qirui Zhang","orcid":"https://orcid.org/0000-0001-8113-3558"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Qirui Zhang","raw_affiliation_strings":["University of Michigan, Ann Arbor"],"affiliations":[{"raw_affiliation_string":"University of Michigan, Ann Arbor","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014196508","display_name":"Hun-Seok Kim","orcid":"https://orcid.org/0000-0002-6658-5502"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hun Seok Kim","raw_affiliation_strings":["University of Michigan, Ann Arbor"],"affiliations":[{"raw_affiliation_string":"University of Michigan, Ann Arbor","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026311377","display_name":"David Blaauw","orcid":"https://orcid.org/0000-0001-6744-7075"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Blaauw","raw_affiliation_strings":["University of Michigan, Ann Arbor"],"affiliations":[{"raw_affiliation_string":"University of Michigan, Ann Arbor","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000767141","display_name":"Dennis Sylvester","orcid":"https://orcid.org/0000-0003-2598-0458"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dennis Sylvester","raw_affiliation_strings":["University of Michigan, Ann Arbor"],"affiliations":[{"raw_affiliation_string":"University of Michigan, Ann Arbor","institution_ids":["https://openalex.org/I27837315"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5100777019"],"corresponding_institution_ids":["https://openalex.org/I27837315"],"apc_list":null,"apc_paid":null,"fwci":1.0275,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.76370428,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.9115524291992188},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.626785397529602},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6067260503768921},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5523147583007812},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.5469465851783752},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5120999813079834},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5047518014907837},{"id":"https://openalex.org/keywords/low-voltage","display_name":"Low voltage","score":0.4857040345668793},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.4646688401699066},{"id":"https://openalex.org/keywords/voltage-reduction","display_name":"Voltage reduction","score":0.41200053691864014},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4117341637611389},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.38976290822029114},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3714759349822998},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32547593116760254},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0663825273513794}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.9115524291992188},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.626785397529602},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6067260503768921},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5523147583007812},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.5469465851783752},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5120999813079834},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5047518014907837},{"id":"https://openalex.org/C128624480","wikidata":"https://www.wikidata.org/wiki/Q1504817","display_name":"Low voltage","level":3,"score":0.4857040345668793},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.4646688401699066},{"id":"https://openalex.org/C2780745134","wikidata":"https://www.wikidata.org/wiki/Q7940751","display_name":"Voltage reduction","level":3,"score":0.41200053691864014},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4117341637611389},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.38976290822029114},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3714759349822998},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32547593116760254},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0663825273513794},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsicircuits18222.2020.9162843","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsicircuits18222.2020.9162843","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE Symposium on VLSI Circuits","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6100000143051147,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2899084033","https://openalex.org/W2501833663","https://openalex.org/W2310488720","https://openalex.org/W2137883557","https://openalex.org/W2096046678","https://openalex.org/W3122096049","https://openalex.org/W2139774918","https://openalex.org/W1577184453","https://openalex.org/W2540016804","https://openalex.org/W4382053369"],"abstract_inverted_index":{"A":[0,82],"stacked":[1],"voltage":[2,35,50],"domain":[3],"SRAM":[4,51,109,118],"is":[5,26,36,87],"proposed":[6,107],"where":[7],"arrays":[8],"are":[9],"split":[10],"into":[11],"two":[12,40],"sets":[13,41],"(top":[14],"and":[15,30,33,94],"bottom)":[16],"with":[17,57],"their":[18],"supplies":[19],"connected":[20],"in":[21,53,98,103,119],"series.":[22],"System":[23],"supply":[24,34],"current":[25],"reused":[27],"by":[28],"top":[29],"bottom":[31],"sets,":[32],"divided":[37],"among":[38],"the":[39,106,120],"of":[42,47],"arrays,":[43],"enabling":[44],"seamless":[45],"integration":[46],"very":[48],"low":[49],"retention":[52],"a":[54,58,113],"larger":[55],"system":[56,79,102],"nominal":[59],"supply,":[60],"without":[61],"need":[62],"for":[63],"an":[64,99],"efficiency-reducing":[65],"LDO.":[66],"An":[67],"array":[68],"swapping":[69],"approach":[70],"provides":[71],"stable":[72],"access":[73],"to":[74,89],"arbitrary":[75],"banks":[76],"within":[77],"one":[78],"clock":[80],"cycle.":[81],"comprehensive":[83],"sizing":[84],"strategy":[85],"(W&L)":[86],"employed":[88],"optimally":[90],"balance":[91],"hold":[92],"stability":[93],"bitcell":[95],"size.":[96],"Integrated":[97],"IoT":[100],"imaging":[101],"40nm":[104],"CMOS,":[105],"8.9Mb":[108],"achieves":[110],"1.03pW/bit":[111],"leakage,":[112],">100\u00d7":[114],"reduction":[115],"over":[116],"conventional":[117],"same":[121],"technology.":[122]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}