{"id":"https://openalex.org/W3048436813","doi":"https://doi.org/10.1109/vlsicircuits18222.2020.9162798","title":"A 5MHz-BW, 86.1dB-SNDR 4X Time-Interleaved 2<sup>nd</sup>-Order \u0394\u03a3 Modulator with Digital Feedforward Extrapolation in 28nm CMOS","display_name":"A 5MHz-BW, 86.1dB-SNDR 4X Time-Interleaved 2<sup>nd</sup>-Order \u0394\u03a3 Modulator with Digital Feedforward Extrapolation in 28nm CMOS","publication_year":2020,"publication_date":"2020-06-01","ids":{"openalex":"https://openalex.org/W3048436813","doi":"https://doi.org/10.1109/vlsicircuits18222.2020.9162798","mag":"3048436813"},"language":"en","primary_location":{"id":"doi:10.1109/vlsicircuits18222.2020.9162798","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsicircuits18222.2020.9162798","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE Symposium on VLSI Circuits","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027487757","display_name":"Dongyang Jiang","orcid":"https://orcid.org/0000-0002-1248-6859"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN","MO"],"is_corresponding":true,"raw_author_name":"Dongyang Jiang","raw_affiliation_strings":["State-Key Laboratory of Analog and Mixed-Signal VLSI/Institute of Microelectronics-IME/DECE/FST, University of Macau, Macao, China"],"affiliations":[{"raw_affiliation_string":"State-Key Laboratory of Analog and Mixed-Signal VLSI/Institute of Microelectronics-IME/DECE/FST, University of Macau, Macao, China","institution_ids":["https://openalex.org/I204512498","https://openalex.org/I4210119392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007420130","display_name":"Liang Qi","orcid":"https://orcid.org/0000-0002-9512-4529"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN","MO"],"is_corresponding":false,"raw_author_name":"Liang Qi","raw_affiliation_strings":["State-Key Laboratory of Analog and Mixed-Signal VLSI/Institute of Microelectronics-IME/DECE/FST, University of Macau, Macao, China"],"affiliations":[{"raw_affiliation_string":"State-Key Laboratory of Analog and Mixed-Signal VLSI/Institute of Microelectronics-IME/DECE/FST, University of Macau, Macao, China","institution_ids":["https://openalex.org/I204512498","https://openalex.org/I4210119392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073702117","display_name":"Sai\u2010Weng Sin","orcid":"https://orcid.org/0000-0001-9346-8291"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN","MO"],"is_corresponding":false,"raw_author_name":"Sai-Weng Sin","raw_affiliation_strings":["State-Key Laboratory of Analog and Mixed-Signal VLSI/Institute of Microelectronics-IME/DECE/FST, University of Macau, Macao, China"],"affiliations":[{"raw_affiliation_string":"State-Key Laboratory of Analog and Mixed-Signal VLSI/Institute of Microelectronics-IME/DECE/FST, University of Macau, Macao, China","institution_ids":["https://openalex.org/I204512498","https://openalex.org/I4210119392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026435756","display_name":"Franco Maloberti","orcid":"https://orcid.org/0000-0001-8596-7824"},"institutions":[{"id":"https://openalex.org/I25217355","display_name":"University of Pavia","ror":"https://ror.org/00s6t1f81","country_code":"IT","type":"education","lineage":["https://openalex.org/I25217355"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Franco Maloberti","raw_affiliation_strings":["Also with University of Pavia, Pavia, Italy"],"affiliations":[{"raw_affiliation_string":"Also with University of Pavia, Pavia, Italy","institution_ids":["https://openalex.org/I25217355"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5106943352","display_name":"Rui P. Martins","orcid":"https://orcid.org/0000-0003-2821-648X"},"institutions":[{"id":"https://openalex.org/I203847022","display_name":"Instituto Polit\u00e9cnico de Lisboa","ror":"https://ror.org/04ea70f07","country_code":"PT","type":"education","lineage":["https://openalex.org/I203847022"]},{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]},{"id":"https://openalex.org/I141596103","display_name":"University of Lisbon","ror":"https://ror.org/01c27hj86","country_code":"PT","type":"education","lineage":["https://openalex.org/I141596103"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN","MO","PT"],"is_corresponding":false,"raw_author_name":"R. P. Martins","raw_affiliation_strings":["On leave from Instituto Superior T\u00e9cnico / Universidade de Lisboa, Portugal","State-Key Laboratory of Analog and Mixed-Signal VLSI/Institute of Microelectronics-IME/DECE/FST, University of Macau, Macao, China"],"affiliations":[{"raw_affiliation_string":"On leave from Instituto Superior T\u00e9cnico / Universidade de Lisboa, Portugal","institution_ids":["https://openalex.org/I203847022","https://openalex.org/I141596103"]},{"raw_affiliation_string":"State-Key Laboratory of Analog and Mixed-Signal VLSI/Institute of Microelectronics-IME/DECE/FST, University of Macau, Macao, China","institution_ids":["https://openalex.org/I204512498","https://openalex.org/I4210119392"]}]}],"institutions":[],"countries_distinct_count":4,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5027487757"],"corresponding_institution_ids":["https://openalex.org/I204512498","https://openalex.org/I4210119392"],"apc_list":null,"apc_paid":null,"fwci":0.6867,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.66028297,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9729999899864197,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6795603036880493},{"id":"https://openalex.org/keywords/feed-forward","display_name":"Feed forward","score":0.6164696216583252},{"id":"https://openalex.org/keywords/extrapolation","display_name":"Extrapolation","score":0.5743488073348999},{"id":"https://openalex.org/keywords/spurious-free-dynamic-range","display_name":"Spurious-free dynamic range","score":0.5735405683517456},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4614943265914917},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4477710723876953},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.4353001117706299},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2751750349998474},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.20124050974845886},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.18498235940933228},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.07748275995254517}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6795603036880493},{"id":"https://openalex.org/C38858127","wikidata":"https://www.wikidata.org/wiki/Q5441228","display_name":"Feed forward","level":2,"score":0.6164696216583252},{"id":"https://openalex.org/C132459708","wikidata":"https://www.wikidata.org/wiki/Q744069","display_name":"Extrapolation","level":2,"score":0.5743488073348999},{"id":"https://openalex.org/C119293636","wikidata":"https://www.wikidata.org/wiki/Q657480","display_name":"Spurious-free dynamic range","level":3,"score":0.5735405683517456},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4614943265914917},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4477710723876953},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.4353001117706299},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2751750349998474},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.20124050974845886},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.18498235940933228},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.07748275995254517},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsicircuits18222.2020.9162798","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsicircuits18222.2020.9162798","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE Symposium on VLSI Circuits","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2552855081","https://openalex.org/W2098920926","https://openalex.org/W1968270095","https://openalex.org/W2143048169","https://openalex.org/W2029461083","https://openalex.org/W1591398904","https://openalex.org/W2139520010","https://openalex.org/W3134433513","https://openalex.org/W2092866024","https://openalex.org/W2000327743"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,86],"4X":[4],"Time-Interleaved":[5],"(TI)":[6],"2":[7],"<sup":[8],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[9,98],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">nd</sup>":[10],"-order":[11],"discrete-time":[12],"(DT)":[13],"\u0394\u03a3":[14],"Modulator":[15],"(DSM)":[16],"using":[17],"digital":[18,38],"feedforward":[19,22],"extrapolation.":[20],"Three":[21],"paths":[23],"digitize":[24],"one":[25,48],"channel":[26,49],"information":[27],"first":[28],"and":[29,82],"then":[30],"extrapolate":[31],"the":[32,37,61],"other":[33],"channels":[34],"fully":[35],"in":[36,47,94],"domain.":[39],"Hence,":[40],"this":[41,66],"DSM":[42],"only":[43],"needs":[44],"two":[45],"opamps":[46],"to":[50],"realize":[51],"four":[52],"interleaving":[53],"paths,":[54],"thus":[55],"reducing":[56],"analog":[57],"hardware":[58],"overheads.":[59],"With":[60],"sampling":[62,74],"clock":[63],"@":[64],"520MHz,":[65],"28nm":[67],"CMOS":[68],"prototype":[69],"achieves":[70],"an":[71,95],"equivalent":[72],"output":[73],"rate":[75],"of":[76,100],"2.08GS/s,":[77],"208\u00d7":[78],"OSR,":[79],"86.1dB":[80],"SNDR,":[81],"98dB":[83],"SFDR":[84],"over":[85],"5MHz":[87],"BW,":[88],"while":[89],"consuming":[90],"23.1mW.":[91],"It":[92],"results":[93],"FOM":[96],"<sub":[97],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">S</sub>":[99],"169.5dB.":[101]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":6}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}