{"id":"https://openalex.org/W3048636797","doi":"https://doi.org/10.1109/vlsicircuits18222.2020.9162797","title":"A 10.4mW 50MHz-BW 80dB-DR Single-Opamp Third-Order CTSDM with SAB-ELD-Merged Integrator and 3-Stage Opamp","display_name":"A 10.4mW 50MHz-BW 80dB-DR Single-Opamp Third-Order CTSDM with SAB-ELD-Merged Integrator and 3-Stage Opamp","publication_year":2020,"publication_date":"2020-06-01","ids":{"openalex":"https://openalex.org/W3048636797","doi":"https://doi.org/10.1109/vlsicircuits18222.2020.9162797","mag":"3048636797"},"language":"en","primary_location":{"id":"doi:10.1109/vlsicircuits18222.2020.9162797","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsicircuits18222.2020.9162797","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE Symposium on VLSI Circuits","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040319314","display_name":"Kai Xing","orcid":"https://orcid.org/0000-0001-5198-6146"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":true,"raw_author_name":"Kai Xing","raw_affiliation_strings":["State-Key Laboratory of Analog and Mixed Signal VLSI, IME and DECE/FST, University of Macau, Macao, China"],"affiliations":[{"raw_affiliation_string":"State-Key Laboratory of Analog and Mixed Signal VLSI, IME and DECE/FST, University of Macau, Macao, China","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5116337743","display_name":"Wei Wang","orcid":"https://orcid.org/0000-0003-1568-222X"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Wei Wang","raw_affiliation_strings":["State-Key Laboratory of Analog and Mixed Signal VLSI, IME and DECE/FST, University of Macau, Macao, China"],"affiliations":[{"raw_affiliation_string":"State-Key Laboratory of Analog and Mixed Signal VLSI, IME and DECE/FST, University of Macau, Macao, China","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071933088","display_name":"Yan Zhu","orcid":"https://orcid.org/0000-0002-8298-3244"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Yan Zhu","raw_affiliation_strings":["State-Key Laboratory of Analog and Mixed Signal VLSI, IME and DECE/FST, University of Macau, Macao, China"],"affiliations":[{"raw_affiliation_string":"State-Key Laboratory of Analog and Mixed Signal VLSI, IME and DECE/FST, University of Macau, Macao, China","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035229843","display_name":"Chi\u2010Hang Chan","orcid":"https://orcid.org/0000-0002-7635-1101"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Chi-Hang Chan","raw_affiliation_strings":["State-Key Laboratory of Analog and Mixed Signal VLSI, IME and DECE/FST, University of Macau, Macao, China"],"affiliations":[{"raw_affiliation_string":"State-Key Laboratory of Analog and Mixed Signal VLSI, IME and DECE/FST, University of Macau, Macao, China","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5106943352","display_name":"Rui P. Martins","orcid":"https://orcid.org/0000-0003-2821-648X"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]},{"id":"https://openalex.org/I141596103","display_name":"University of Lisbon","ror":"https://ror.org/01c27hj86","country_code":"PT","type":"education","lineage":["https://openalex.org/I141596103"]},{"id":"https://openalex.org/I203847022","display_name":"Instituto Polit\u00e9cnico de Lisboa","ror":"https://ror.org/04ea70f07","country_code":"PT","type":"education","lineage":["https://openalex.org/I203847022"]}],"countries":["MO","PT"],"is_corresponding":false,"raw_author_name":"Rui Paulo Martins","raw_affiliation_strings":["On leave from Instituto Superior T\u0117cnico, Universidade de Lisboa, Portugal","State-Key Laboratory of Analog and Mixed Signal VLSI, IME and DECE/FST, University of Macau, Macao, China"],"affiliations":[{"raw_affiliation_string":"On leave from Instituto Superior T\u0117cnico, Universidade de Lisboa, Portugal","institution_ids":["https://openalex.org/I203847022","https://openalex.org/I141596103"]},{"raw_affiliation_string":"State-Key Laboratory of Analog and Mixed Signal VLSI, IME and DECE/FST, University of Macau, Macao, China","institution_ids":["https://openalex.org/I204512498"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5040319314"],"corresponding_institution_ids":["https://openalex.org/I204512498"],"apc_list":null,"apc_paid":null,"fwci":0.822,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.72623251,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9907000064849854,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9807999730110168,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.7608963847160339},{"id":"https://openalex.org/keywords/integrator","display_name":"Integrator","score":0.6200277209281921},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.43283557891845703},{"id":"https://openalex.org/keywords/order","display_name":"Order (exchange)","score":0.4267405569553375},{"id":"https://openalex.org/keywords/wideband","display_name":"Wideband","score":0.4204164743423462},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.33519187569618225},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2412230670452118},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19708657264709473},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.16587859392166138},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.1277504563331604},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.09434312582015991}],"concepts":[{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.7608963847160339},{"id":"https://openalex.org/C79518650","wikidata":"https://www.wikidata.org/wiki/Q2081431","display_name":"Integrator","level":3,"score":0.6200277209281921},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.43283557891845703},{"id":"https://openalex.org/C182306322","wikidata":"https://www.wikidata.org/wiki/Q1779371","display_name":"Order (exchange)","level":2,"score":0.4267405569553375},{"id":"https://openalex.org/C2780202535","wikidata":"https://www.wikidata.org/wiki/Q4524457","display_name":"Wideband","level":2,"score":0.4204164743423462},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.33519187569618225},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2412230670452118},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19708657264709473},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.16587859392166138},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.1277504563331604},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.09434312582015991},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C10138342","wikidata":"https://www.wikidata.org/wiki/Q43015","display_name":"Finance","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsicircuits18222.2020.9162797","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsicircuits18222.2020.9162797","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE Symposium on VLSI Circuits","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8899999856948853}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2050780890","https://openalex.org/W2763753390"],"related_works":["https://openalex.org/W2935759653","https://openalex.org/W3105167352","https://openalex.org/W54078636","https://openalex.org/W2954470139","https://openalex.org/W1501425562","https://openalex.org/W2902782467","https://openalex.org/W3084825885","https://openalex.org/W2298861036","https://openalex.org/W2149037186","https://openalex.org/W2511239590"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,20,26,42,46,57,61],"wideband":[4],"and":[5,19,29,45,64],"energy-efficient":[6],"single-loop":[7],"3":[8],"<sup":[9,48],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[10,49,71],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">rd</sup>":[11],"order":[12,51],"CTSDM":[13],"enabled":[14],"by":[15],"an":[16],"ELD-SAB-Merged":[17],"integrator":[18],"3-stage":[21],"opamp.":[22],"We":[23],"utilize":[24],"only":[25],"single":[27],"DAC":[28],"opamp":[30],"to":[31],"accomplish":[32],"the":[33,37,53],"ELD":[34],"compensation":[35],"in":[36,60],"SAB":[38],"structure.":[39],"While":[40],"featuring":[41],"PSQ":[43],"technique":[44],"1":[47],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">st</sup>":[50],"NS-SAR,":[52],"28nm":[54],"prototype":[55],"achieves":[56],"74.4dB":[58],"SNDR":[59],"50MHz":[62],"BW":[63],"consumes":[65],"10.4mW":[66],"with":[67],"171.2dB":[68],"FoM":[69],"<sub":[70],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">S</sub>":[72],".":[73]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}