{"id":"https://openalex.org/W3048762142","doi":"https://doi.org/10.1109/vlsicircuits18222.2020.9162777","title":"A 3.3-GHz 101fsrms-Jitter, \u2212250.3dB FOM Fractional-N DPLL with Phase Error Detection Accomplished in Fully Differential Voltage Domain","display_name":"A 3.3-GHz 101fsrms-Jitter, \u2212250.3dB FOM Fractional-N DPLL with Phase Error Detection Accomplished in Fully Differential Voltage Domain","publication_year":2020,"publication_date":"2020-06-01","ids":{"openalex":"https://openalex.org/W3048762142","doi":"https://doi.org/10.1109/vlsicircuits18222.2020.9162777","mag":"3048762142"},"language":"en","primary_location":{"id":"doi:10.1109/vlsicircuits18222.2020.9162777","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsicircuits18222.2020.9162777","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE Symposium on VLSI Circuits","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072417715","display_name":"Lianbo Wu","orcid":"https://orcid.org/0000-0002-0457-2386"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Lianbo Wu","raw_affiliation_strings":["ETH Zurich, Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"ETH Zurich, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054925904","display_name":"Thomas Burger","orcid":"https://orcid.org/0000-0002-1399-5444"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Thomas Burger","raw_affiliation_strings":["ETH Zurich, Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"ETH Zurich, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032599331","display_name":"Philipp Sch\u00f6nle","orcid":"https://orcid.org/0000-0002-1586-6988"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Philipp Schonle","raw_affiliation_strings":["ETH Zurich, Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"ETH Zurich, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111442846","display_name":"Qiuting Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Qiuting Huang","raw_affiliation_strings":["ETH Zurich, Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"ETH Zurich, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5072417715"],"corresponding_institution_ids":["https://openalex.org/I35440088"],"apc_list":null,"apc_paid":null,"fwci":0.5137,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.64718098,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.7648108005523682},{"id":"https://openalex.org/keywords/dpll-algorithm","display_name":"DPLL algorithm","score":0.7557210922241211},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.6957104206085205},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5542237758636475},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.5465630292892456},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.5366425514221191},{"id":"https://openalex.org/keywords/differential","display_name":"Differential (mechanical device)","score":0.4193316698074341},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4181155860424042},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.3437286615371704},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.339656263589859},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.33724188804626465},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.2345483899116516},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16071754693984985}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.7648108005523682},{"id":"https://openalex.org/C143936061","wikidata":"https://www.wikidata.org/wiki/Q2030088","display_name":"DPLL algorithm","level":4,"score":0.7557210922241211},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.6957104206085205},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5542237758636475},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.5465630292892456},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.5366425514221191},{"id":"https://openalex.org/C93226319","wikidata":"https://www.wikidata.org/wiki/Q193137","display_name":"Differential (mechanical device)","level":2,"score":0.4193316698074341},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4181155860424042},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.3437286615371704},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.339656263589859},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.33724188804626465},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.2345483899116516},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16071754693984985},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsicircuits18222.2020.9162777","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsicircuits18222.2020.9162777","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE Symposium on VLSI Circuits","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.699999988079071,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1488060887","https://openalex.org/W2380467267","https://openalex.org/W1980525453","https://openalex.org/W2325206724","https://openalex.org/W1994021281","https://openalex.org/W2103754166","https://openalex.org/W2043945969","https://openalex.org/W2139484866","https://openalex.org/W2082469970","https://openalex.org/W2058003010"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,54,75,84,112],"Fractional-N":[4],"(Frac-N)":[5],"digital":[6],"phase-locked":[7],"loop":[8],"(DPLL)":[9],"that":[10],"resolves":[11],"phase":[12,72],"error":[13],"(PE)":[14],"in":[15,57],"fully":[16],"differential":[17,62],"voltage":[18,58,78],"(FDV)":[19],"domain,":[20],"where":[21],"power-efficient":[22],"PE":[23],"detection":[24],"can":[25],"be":[26],"accomplished":[27],"with":[28,101],"higher":[29],"CMRR,":[30],"lower":[31],"PVT":[32],"sensitivity,":[33],"finer":[34],"resolution":[35,89],"and":[36,106],"better":[37],"linearity":[38],"as":[39],"compared":[40],"to":[41,67,111],"gate":[42],"delay-dependent":[43],"time":[44],"domain.":[45],"The":[46,92],"implemented":[47],"DPLL":[48,93],"covers":[49],"the":[50,70],"frac-N":[51,71],"operation":[52],"by":[53,83],"10b":[55],"DAC":[56],"domain":[59],"(V-domain).":[60],"A":[61],"dv/dt":[63],"ramp":[64],"is":[65,81],"employed":[66],"linearly":[68],"transfer":[69],"difference":[73],"into":[74],"small":[76],"range":[77,86],"error,":[79],"which":[80,109],"digitized":[82],"narrow":[85],"but":[87],"fine":[88],"7b":[90],"ADC.":[91],"achieves":[94],"an":[95],"integrated":[96],"RMS":[97],"jitter":[98],"of":[99,114],"101fs":[100],"-56dBc":[102],"worst-case":[103],"fractional":[104],"spur":[105],"consumes":[107],"9.2mW":[108],"translates":[110],"FoM":[113],"-250.3dB.":[115]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}