{"id":"https://openalex.org/W2898892054","doi":"https://doi.org/10.1109/vlsic.2018.8502438","title":"New Generation Dynamically Reconfigurable Processor Technology for Accelerating Embedded AI Applications","display_name":"New Generation Dynamically Reconfigurable Processor Technology for Accelerating Embedded AI Applications","publication_year":2018,"publication_date":"2018-06-01","ids":{"openalex":"https://openalex.org/W2898892054","doi":"https://doi.org/10.1109/vlsic.2018.8502438","mag":"2898892054"},"language":"en","primary_location":{"id":"doi:10.1109/vlsic.2018.8502438","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsic.2018.8502438","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE Symposium on VLSI Circuits","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109121246","display_name":"Tar\u00f4 Fujii","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Taro Fujii","raw_affiliation_strings":["Renesas Electronics Corporation, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Renesas Electronics Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112416600","display_name":"Takao Toi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takao Toi","raw_affiliation_strings":["Renesas Electronics Corporation, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Renesas Electronics Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035692734","display_name":"Teruhito Tanaka","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Teruhito Tanaka","raw_affiliation_strings":["Renesas Electronics Corporation, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Renesas Electronics Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062314317","display_name":"Katsumi Togawa","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Katsumi Togawa","raw_affiliation_strings":["Renesas Electronics Corporation, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Renesas Electronics Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043063716","display_name":"Toshiro Kitaoka","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Toshiro Kitaoka","raw_affiliation_strings":["Renesas Electronics Corporation, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Renesas Electronics Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048265730","display_name":"Nishino Kengo","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kengo Nishino","raw_affiliation_strings":["Renesas Electronics Corporation, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Renesas Electronics Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048337451","display_name":"N. Nakamura","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Noritsugu Nakamura","raw_affiliation_strings":["Renesas Electronics Corporation, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Renesas Electronics Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070734898","display_name":"Hiroki Nakahara","orcid":"https://orcid.org/0000-0002-5701-7466"},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hiroki Nakahara","raw_affiliation_strings":["Tokyo Institute of Technology, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Tokyo Institute of Technology, Tokyo, Japan","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089388923","display_name":"Masato Motomura","orcid":"https://orcid.org/0000-0003-1543-1252"},"institutions":[{"id":"https://openalex.org/I205349734","display_name":"Hokkaido University","ror":"https://ror.org/02e16g702","country_code":"JP","type":"education","lineage":["https://openalex.org/I205349734"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masato Motomura","raw_affiliation_strings":["Hokkaido University, Sapporo, Japan"],"affiliations":[{"raw_affiliation_string":"Hokkaido University, Sapporo, Japan","institution_ids":["https://openalex.org/I205349734"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":9,"corresponding_author_ids":["https://openalex.org/A5109121246"],"corresponding_institution_ids":["https://openalex.org/I4210153176"],"apc_list":null,"apc_paid":null,"fwci":4.1386,"has_fulltext":false,"cited_by_count":31,"citation_normalized_percentile":{"value":0.9480597,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"41","last_page":"42"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8207758665084839},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6295931339263916},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5198305249214172},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4885028600692749},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4785471558570862},{"id":"https://openalex.org/keywords/low-latency","display_name":"Low latency (capital markets)","score":0.42605292797088623},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.41259950399398804},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.36981526017189026},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3436974883079529},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.16788440942764282},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.08116325736045837}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8207758665084839},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6295931339263916},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5198305249214172},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4885028600692749},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4785471558570862},{"id":"https://openalex.org/C46637626","wikidata":"https://www.wikidata.org/wiki/Q6693015","display_name":"Low latency (capital markets)","level":2,"score":0.42605292797088623},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.41259950399398804},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.36981526017189026},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3436974883079529},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.16788440942764282},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.08116325736045837},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsic.2018.8502438","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsic.2018.8502438","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE Symposium on VLSI Circuits","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6000000238418579,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320338113","display_name":"Accelerated Innovation Research Initiative Turning Top Science and Ideas into High-Impact Values","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2051644396","https://openalex.org/W3092098238","https://openalex.org/W6783983391"],"related_works":["https://openalex.org/W3023876411","https://openalex.org/W123152114","https://openalex.org/W3205411230","https://openalex.org/W4286899009","https://openalex.org/W9168048","https://openalex.org/W4300849822","https://openalex.org/W4376480820","https://openalex.org/W3155891479","https://openalex.org/W835820426","https://openalex.org/W3029351463"],"abstract_inverted_index":{"We":[0],"have":[1],"developed":[2],"3rd":[3],"generation":[4],"DRP,":[5],"dynamically":[6],"reconfigurable":[7],"processor,":[8],"for":[9],"accelerating":[10],"deep":[11],"neural":[12],"networks":[13],"(DNNs)":[14],"in":[15],"embedded":[16],"micro-processor":[17],"systems.":[18],"A":[19],"DRP":[20],"unit":[21,34],"(supporting":[22],"16b":[23,71],"FP":[24,72],"from":[25],"this":[26],"generation)":[27],"and":[28,49],"a":[29],"newly":[30],"designed":[31],"multiply-and-accumulate":[32],"(MAC)":[33],"are":[35,79],"tightly":[36],"integrated":[37],"into":[38],"an":[39],"STP-3":[40],"AI":[41],"core":[42,55],"to":[43],"achieve":[44],"high":[45,47],"versatility,":[46],"performance,":[48],"low":[50],"latency":[51],"DNN":[52,76],"processing.":[53],"The":[54],"also":[56,74],"features":[57],"narrow":[58],"bit-width":[59],"streaming":[60],"data":[61],"exchange":[62],"mechanism":[63],"between":[64],"the":[65],"two":[66],"units.":[67],"Not":[68],"only":[69],"basic":[70],"but":[73],"binarized":[75],"inference":[77],"computations":[78],"supported.":[80]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":6},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":5}],"updated_date":"2026-03-08T08:50:53.379069","created_date":"2025-10-10T00:00:00"}