{"id":"https://openalex.org/W2898990213","doi":"https://doi.org/10.1109/vlsic.2018.8502423","title":"A 4096-Neuron 1M-Synapse 3.8PJ/SOP Spiking Neural Network with On-Chip STDP Learning and Sparse Weights in 10NM FinFET CMOS","display_name":"A 4096-Neuron 1M-Synapse 3.8PJ/SOP Spiking Neural Network with On-Chip STDP Learning and Sparse Weights in 10NM FinFET CMOS","publication_year":2018,"publication_date":"2018-06-01","ids":{"openalex":"https://openalex.org/W2898990213","doi":"https://doi.org/10.1109/vlsic.2018.8502423","mag":"2898990213"},"language":"en","primary_location":{"id":"doi:10.1109/vlsic.2018.8502423","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsic.2018.8502423","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE Symposium on VLSI Circuits","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014493157","display_name":"Gregory K. Chen","orcid":"https://orcid.org/0000-0002-4813-3844"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gregory K. Chen","raw_affiliation_strings":["Intel Corporation, Circuits Research Lab, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Circuits Research Lab, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074467331","display_name":"Raghavan Kumar","orcid":"https://orcid.org/0000-0001-7399-1886"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Raghavan Kumar","raw_affiliation_strings":["Intel Corporation, Circuits Research Lab, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Circuits Research Lab, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003823095","display_name":"H. Ekin Sumbul","orcid":"https://orcid.org/0000-0001-6812-8033"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"H. Ekin Sumbul","raw_affiliation_strings":["Intel Corporation, Circuits Research Lab, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Circuits Research Lab, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030456056","display_name":"Phil Knag","orcid":"https://orcid.org/0000-0001-6794-8806"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Phil C. Knag","raw_affiliation_strings":["Intel Corporation, Circuits Research Lab, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Circuits Research Lab, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074107306","display_name":"Ram Krishnamurthy","orcid":"https://orcid.org/0000-0002-2428-7099"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ram K. Krishnamurthy","raw_affiliation_strings":["Intel Corporation, Circuits Research Lab, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Circuits Research Lab, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":5.0654,"has_fulltext":false,"cited_by_count":31,"citation_normalized_percentile":{"value":0.9675143,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"255","last_page":"256"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mnist-database","display_name":"MNIST database","score":0.9618792533874512},{"id":"https://openalex.org/keywords/spiking-neural-network","display_name":"Spiking neural network","score":0.7333171963691711},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6517804861068726},{"id":"https://openalex.org/keywords/neuromorphic-engineering","display_name":"Neuromorphic engineering","score":0.6398423910140991},{"id":"https://openalex.org/keywords/synapse","display_name":"Synapse","score":0.6260797381401062},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6183304190635681},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.5111125111579895},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.49571430683135986},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4837105870246887},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.46683064103126526},{"id":"https://openalex.org/keywords/neuron","display_name":"Neuron","score":0.4414594769477844},{"id":"https://openalex.org/keywords/pattern-recognition","display_name":"Pattern recognition (psychology)","score":0.4171757102012634},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2638508677482605},{"id":"https://openalex.org/keywords/neuroscience","display_name":"Neuroscience","score":0.20281082391738892},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13293519616127014},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09332314133644104},{"id":"https://openalex.org/keywords/biology","display_name":"Biology","score":0.09170764684677124}],"concepts":[{"id":"https://openalex.org/C190502265","wikidata":"https://www.wikidata.org/wiki/Q17069496","display_name":"MNIST database","level":3,"score":0.9618792533874512},{"id":"https://openalex.org/C11731999","wikidata":"https://www.wikidata.org/wiki/Q9067355","display_name":"Spiking neural network","level":3,"score":0.7333171963691711},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6517804861068726},{"id":"https://openalex.org/C151927369","wikidata":"https://www.wikidata.org/wiki/Q1981312","display_name":"Neuromorphic engineering","level":3,"score":0.6398423910140991},{"id":"https://openalex.org/C127445978","wikidata":"https://www.wikidata.org/wiki/Q187181","display_name":"Synapse","level":2,"score":0.6260797381401062},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6183304190635681},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.5111125111579895},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.49571430683135986},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4837105870246887},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.46683064103126526},{"id":"https://openalex.org/C2778794669","wikidata":"https://www.wikidata.org/wiki/Q43054","display_name":"Neuron","level":2,"score":0.4414594769477844},{"id":"https://openalex.org/C153180895","wikidata":"https://www.wikidata.org/wiki/Q7148389","display_name":"Pattern recognition (psychology)","level":2,"score":0.4171757102012634},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2638508677482605},{"id":"https://openalex.org/C169760540","wikidata":"https://www.wikidata.org/wiki/Q207011","display_name":"Neuroscience","level":1,"score":0.20281082391738892},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13293519616127014},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09332314133644104},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.09170764684677124},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsic.2018.8502423","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsic.2018.8502423","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE Symposium on VLSI Circuits","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2130360162","https://openalex.org/W2138913040"],"related_works":["https://openalex.org/W3137378424","https://openalex.org/W2809732489","https://openalex.org/W4287780255","https://openalex.org/W3023361272","https://openalex.org/W4391092513","https://openalex.org/W4393235919","https://openalex.org/W4281699635","https://openalex.org/W4321472116","https://openalex.org/W3202619090","https://openalex.org/W3089892344"],"abstract_inverted_index":{"A":[0,66],"4096-neuron,":[1],"1M-synapse":[2],"SNN":[3,29],"in":[4],"10nm":[5],"FinFET":[6],"CMOS":[7],"achieves":[8],"a":[9],"peak":[10,16],"throughput":[11],"of":[12,19,64],"25.2GSOP/s":[13],"at":[14,21,26,77],"0.9V,":[15],"energy":[17],"efficiency":[18],"3.8pJ/SOP":[20],"525mV,":[22],"and":[23,56],"2.3\u03bcW/neuron":[24],"operation":[25],"450mV.":[27],"The":[28],"skips":[30],"zero-valued":[31],"activations":[32],"for":[33],"up":[34,45],"to":[35,46,52,57],"9.4\u00d7":[36],"lower":[37],"energy.":[38],"Fine-grained":[39],"sparse":[40,68],"weights":[41],"reduce":[42],"memory":[43],"by":[44],"16\u00d7.":[47],"On-chip":[48],"STDP":[49],"trains":[50],"RBMs":[51],"de-noise":[53],"MNIST":[54,72],"digits":[55,73],"reconstruct":[58],"natural":[59],"scene":[60],"images":[61],"with":[62,74],"RMSE":[63],"0.036.":[65],"50%":[67],"weight":[69],"MLP":[70],"classifies":[71],"97.9%":[75],"accuracy":[76],"1.7\u03bcJ/classification.":[78]},"counts_by_year":[{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":9},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}