{"id":"https://openalex.org/W2898753112","doi":"https://doi.org/10.1109/vlsic.2018.8502384","title":"A 550\u00b5W 20kHz BW 100.8DB SNDR Linear-Exponential Multi-Bit Incremental Converter with 256-cycles in 65NM CMOS","display_name":"A 550\u00b5W 20kHz BW 100.8DB SNDR Linear-Exponential Multi-Bit Incremental Converter with 256-cycles in 65NM CMOS","publication_year":2018,"publication_date":"2018-06-01","ids":{"openalex":"https://openalex.org/W2898753112","doi":"https://doi.org/10.1109/vlsic.2018.8502384","mag":"2898753112"},"language":"en","primary_location":{"id":"doi:10.1109/vlsic.2018.8502384","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsic.2018.8502384","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE Symposium on VLSI Circuits","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042595300","display_name":"Biao Wang","orcid":"https://orcid.org/0000-0002-8613-8689"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":true,"raw_author_name":"Biao Wang","raw_affiliation_strings":["State-Key Laboratory of Analog and Mixed-Signal VLSI, DECE/FST, University of Macau, Macao, China"],"affiliations":[{"raw_affiliation_string":"State-Key Laboratory of Analog and Mixed-Signal VLSI, DECE/FST, University of Macau, Macao, China","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073702117","display_name":"Sai\u2010Weng Sin","orcid":"https://orcid.org/0000-0001-9346-8291"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Sai-Weng Sin","raw_affiliation_strings":["State-Key Laboratory of Analog and Mixed-Signal VLSI, DECE/FST, University of Macau, Macao, China"],"affiliations":[{"raw_affiliation_string":"State-Key Laboratory of Analog and Mixed-Signal VLSI, DECE/FST, University of Macau, Macao, China","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061042931","display_name":"U Seng\u2010Pan","orcid":null},"institutions":[{"id":"https://openalex.org/I1335490905","display_name":"Synopsys (Switzerland)","ror":"https://ror.org/03mb54f81","country_code":"CH","type":"company","lineage":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"U Seng-Pan","raw_affiliation_strings":["Also with Synopsys Macau Ltd"],"affiliations":[{"raw_affiliation_string":"Also with Synopsys Macau Ltd","institution_ids":["https://openalex.org/I1335490905"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016195549","display_name":"Franco Malobertr","orcid":null},"institutions":[{"id":"https://openalex.org/I25217355","display_name":"University of Pavia","ror":"https://ror.org/00s6t1f81","country_code":"IT","type":"education","lineage":["https://openalex.org/I25217355"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Franco Malobertr","raw_affiliation_strings":["Also with University of Pavia, Pavia, Italy"],"affiliations":[{"raw_affiliation_string":"Also with University of Pavia, Pavia, Italy","institution_ids":["https://openalex.org/I25217355"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5106943352","display_name":"Rui P. Martins","orcid":"https://orcid.org/0000-0003-2821-648X"},"institutions":[{"id":"https://openalex.org/I203847022","display_name":"Instituto Polit\u00e9cnico de Lisboa","ror":"https://ror.org/04ea70f07","country_code":"PT","type":"education","lineage":["https://openalex.org/I203847022"]},{"id":"https://openalex.org/I141596103","display_name":"University of Lisbon","ror":"https://ror.org/01c27hj86","country_code":"PT","type":"education","lineage":["https://openalex.org/I141596103"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"R. P. Martins","raw_affiliation_strings":["On leave from Instituto Superior Tecnico /Universidade de Lisboa, Portugal"],"affiliations":[{"raw_affiliation_string":"On leave from Instituto Superior Tecnico /Universidade de Lisboa, Portugal","institution_ids":["https://openalex.org/I203847022","https://openalex.org/I141596103"]}]}],"institutions":[],"countries_distinct_count":4,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5042595300"],"corresponding_institution_ids":["https://openalex.org/I204512498"],"apc_list":null,"apc_paid":null,"fwci":0.3269,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.57704122,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"207","last_page":"208"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7785210609436035},{"id":"https://openalex.org/keywords/exponential-function","display_name":"Exponential function","score":0.6549932360649109},{"id":"https://openalex.org/keywords/boosting","display_name":"Boosting (machine learning)","score":0.5210767984390259},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5097736716270447},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.43660351634025574},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.39701753854751587},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.35978955030441284},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3385619819164276},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.31227928400039673},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24448752403259277},{"id":"https://openalex.org/keywords/mathematical-analysis","display_name":"Mathematical analysis","score":0.10855650901794434},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.0786314308643341}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7785210609436035},{"id":"https://openalex.org/C151376022","wikidata":"https://www.wikidata.org/wiki/Q168698","display_name":"Exponential function","level":2,"score":0.6549932360649109},{"id":"https://openalex.org/C46686674","wikidata":"https://www.wikidata.org/wiki/Q466303","display_name":"Boosting (machine learning)","level":2,"score":0.5210767984390259},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5097736716270447},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.43660351634025574},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.39701753854751587},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.35978955030441284},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3385619819164276},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.31227928400039673},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24448752403259277},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.10855650901794434},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0786314308643341}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsic.2018.8502384","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsic.2018.8502384","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE Symposium on VLSI Circuits","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.47999998927116394,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2125652721","https://openalex.org/W1540371141","https://openalex.org/W1549363203","https://openalex.org/W2154063878","https://openalex.org/W4231274751","https://openalex.org/W2556012038","https://openalex.org/W1489772951","https://openalex.org/W1538046993","https://openalex.org/W2109445684","https://openalex.org/W2081082331"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3,74],"incremental":[4],"A/D":[5],"converter":[6],"with":[7,40,78],"a":[8,21,41],"two-phase":[9],"linear-exponential":[10],"accumulation":[11],"loop.":[12],"In":[13],"the":[14,17,32,37,60,71],"linear":[15],"phase,":[16],"loop":[18],"works":[19],"as":[20],"first-order":[22],"structure.":[23],"The":[24,47],"noise":[25],"coupling":[26],"path":[27],"is":[28],"then":[29],"enabled":[30],"in":[31,65,88],"exponential":[33],"phase":[34],"thus":[35],"boosting":[36],"SQNR":[38],"exponentially":[39],"few":[42],"number":[43],"of":[44,76,92],"clock":[45],"cycles.":[46],"uniform-exponential":[48],"weight":[49],"function":[50],"allows":[51],"data":[52],"weighted":[53],"averaging":[54],"(DWA)":[55],"to":[56],"work":[57],"well":[58],"suppressing":[59],"DAC":[61],"mismatch":[62],"error.":[63],"Fabricated":[64],"65nm":[66],"CMOS":[67],"under":[68],"1.2V":[69],"supply,":[70],"ADC":[72],"achieves":[73],"SNDR/DR":[75],"100.8dB/101.8dB":[77],"20kHzBW,":[79],"550\u03bcW":[80],"&":[81],"0.134mm":[82],"<sup":[83],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[84],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[85],",":[86],"resulting":[87],"FoMw":[89],"and":[90],"FoMs":[91],"153fJ/176.4dB":[93],"(SNDR),":[94],"respectively.":[95]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}