{"id":"https://openalex.org/W2898830113","doi":"https://doi.org/10.1109/vlsic.2018.8502382","title":"A 77dB SNDR 12.5MHz Bandwidth 0\u20131 MASH \u2211\u0394 ADC Based on the Pipelined-SAR Structure","display_name":"A 77dB SNDR 12.5MHz Bandwidth 0\u20131 MASH \u2211\u0394 ADC Based on the Pipelined-SAR Structure","publication_year":2018,"publication_date":"2018-06-01","ids":{"openalex":"https://openalex.org/W2898830113","doi":"https://doi.org/10.1109/vlsic.2018.8502382","mag":"2898830113"},"language":"en","primary_location":{"id":"doi:10.1109/vlsic.2018.8502382","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsic.2018.8502382","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE Symposium on VLSI Circuits","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5018938149","display_name":"Yan Song","orcid":"https://orcid.org/0000-0001-8380-5944"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Yan Song","raw_affiliation_strings":["State-Key Laboratory of Analog and Mixed Signal VLSI, DECE/FST, University of Macau, Macau, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State-Key Laboratory of Analog and Mixed Signal VLSI, DECE/FST, University of Macau, Macau, China","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071933088","display_name":"Yan Zhu","orcid":"https://orcid.org/0000-0002-8298-3244"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Yan Zhu","raw_affiliation_strings":["State-Key Laboratory of Analog and Mixed Signal VLSI, DECE/FST, University of Macau, Macau, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State-Key Laboratory of Analog and Mixed Signal VLSI, DECE/FST, University of Macau, Macau, China","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035229843","display_name":"Chi\u2010Hang Chan","orcid":"https://orcid.org/0000-0002-7635-1101"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Chi-Hang Chan","raw_affiliation_strings":["State-Key Laboratory of Analog and Mixed Signal VLSI, DECE/FST, University of Macau, Macau, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State-Key Laboratory of Analog and Mixed Signal VLSI, DECE/FST, University of Macau, Macau, China","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043300709","display_name":"Li Geng","orcid":"https://orcid.org/0000-0003-4002-9281"},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Li Geng","raw_affiliation_strings":["School of Microelectronics, Xi'an Jiaotong University, Shaanxi, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xi'an Jiaotong University, Shaanxi, China","institution_ids":["https://openalex.org/I87445476"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5106943352","display_name":"Rui P. Martins","orcid":"https://orcid.org/0000-0003-2821-648X"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Rui Paulo Martins","raw_affiliation_strings":["State-Key Laboratory of Analog and Mixed Signal VLSI, DECE/FST, University of Macau, Macau, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State-Key Laboratory of Analog and Mixed Signal VLSI, DECE/FST, University of Macau, Macau, China","institution_ids":["https://openalex.org/I204512498"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"203","last_page":"204"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.6623557806015015},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.6294959187507629},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.6018140912055969},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5335370302200317},{"id":"https://openalex.org/keywords/switched-capacitor","display_name":"Switched capacitor","score":0.5094638466835022},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5037819743156433},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3587818741798401},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2850914001464844},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22800573706626892},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1277773380279541}],"concepts":[{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.6623557806015015},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.6294959187507629},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6018140912055969},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5335370302200317},{"id":"https://openalex.org/C103357873","wikidata":"https://www.wikidata.org/wiki/Q572656","display_name":"Switched capacitor","level":4,"score":0.5094638466835022},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5037819743156433},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3587818741798401},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2850914001464844},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22800573706626892},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1277773380279541},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsic.2018.8502382","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsic.2018.8502382","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE Symposium on VLSI Circuits","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W3014521742","https://openalex.org/W4398198689","https://openalex.org/W2354365353","https://openalex.org/W1988437325","https://openalex.org/W2617868873","https://openalex.org/W2811287415","https://openalex.org/W3204141294","https://openalex.org/W2354835317","https://openalex.org/W4386230336","https://openalex.org/W2124313625"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,21,33,67,80,91],"wide-band":[4],"and":[5,32],"energy-efficient":[6],"0-1":[7],"MASH":[8],"\u03a3\u0394":[9],"ADC":[10,24,36],"which":[11],"is":[12],"realized":[13],"based":[14],"on":[15],"the":[16,26,38,75],"pipelined-SAR":[17],"structure.":[18],"Composed":[19],"by":[20],"6b":[22],"SAR":[23,35],"in":[25,37,72],"1":[27,57],"<sup":[28,40,58],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[29,41,59],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">st</sup>":[30,60],"-stage":[31],"5b":[34],"2":[39],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">nd</sup>":[42],"-stage,":[43],"with":[44,83],"alternate":[45],"loading":[46],"capacitors":[47],"(ALC)":[48],"reused":[49],"for":[50],"error":[51],"feedback,":[52],"it":[53],"realizes":[54],"an":[55],"ideal":[56],"-order":[61],"noise":[62],"shaping":[63],"while":[64],"simultaneously":[65],"maintaining":[66],"high-speed":[68],"pipeline":[69],"operation.":[70],"Fabricated":[71],"65nm":[73],"CMOS,":[74],"prototype":[76],"consumes":[77],"4.5mW":[78],"from":[79],"1.2V":[81],"supply":[82],"77dB":[84],"SNDR":[85],"over":[86],"12.5MHz":[87],"bandwidth,":[88],"leading":[89],"to":[90],"171.5dB":[92],"Schreier":[93],"FoM.":[94]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}