{"id":"https://openalex.org/W2898989913","doi":"https://doi.org/10.1109/vlsic.2018.8502320","title":"An Out-of-Order RISC-V Processor with Resilient Low-Voltage Operation in 28NM CMOS","display_name":"An Out-of-Order RISC-V Processor with Resilient Low-Voltage Operation in 28NM CMOS","publication_year":2018,"publication_date":"2018-06-01","ids":{"openalex":"https://openalex.org/W2898989913","doi":"https://doi.org/10.1109/vlsic.2018.8502320","mag":"2898989913"},"language":"en","primary_location":{"id":"doi:10.1109/vlsic.2018.8502320","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsic.2018.8502320","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE Symposium on VLSI Circuits","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023301745","display_name":"Pi-Feng Chiu","orcid":"https://orcid.org/0000-0001-6665-3555"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Pi-Feng Chiu","raw_affiliation_strings":["Electrical Engineering and Computer Sciences, University of California, Berkeley"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering and Computer Sciences, University of California, Berkeley","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079934218","display_name":"Christopher Celio","orcid":"https://orcid.org/0000-0001-6384-6351"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Christopher Celio","raw_affiliation_strings":["Electrical Engineering and Computer Sciences, University of California, Berkeley"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering and Computer Sciences, University of California, Berkeley","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035134864","display_name":"Krste Asanovi\u0107","orcid":"https://orcid.org/0000-0003-0754-3975"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Krste Asanovic","raw_affiliation_strings":["Electrical Engineering and Computer Sciences, University of California, Berkeley"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering and Computer Sciences, University of California, Berkeley","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101927146","display_name":"David A. Patterson","orcid":"https://orcid.org/0000-0002-0429-1015"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Patterson","raw_affiliation_strings":["Electrical Engineering and Computer Sciences, University of California, Berkeley"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering and Computer Sciences, University of California, Berkeley","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5041784384","display_name":"Borivoje Nikoli\u0107","orcid":"https://orcid.org/0000-0003-2324-1715"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Borivoje Nikolic","raw_affiliation_strings":["Electrical Engineering and Computer Sciences, University of California, Berkeley"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering and Computer Sciences, University of California, Berkeley","institution_ids":["https://openalex.org/I95457486"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I95457486"],"apc_list":null,"apc_paid":null,"fwci":2.3379,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.88876025,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"42","issue":null,"first_page":"61","last_page":"62"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9934999942779541,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.8013758659362793},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.649172306060791},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6457757353782654},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5265976190567017},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5254035592079163},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.47501692175865173},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4482106864452362},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.41743752360343933},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.39179879426956177},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3907832205295563},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21931922435760498},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.17258870601654053},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13499978184700012}],"concepts":[{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.8013758659362793},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.649172306060791},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6457757353782654},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5265976190567017},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5254035592079163},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.47501692175865173},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4482106864452362},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.41743752360343933},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.39179879426956177},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3907832205295563},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21931922435760498},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.17258870601654053},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13499978184700012}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsic.2018.8502320","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsic.2018.8502320","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE Symposium on VLSI Circuits","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2538644970","https://openalex.org/W4376881175","https://openalex.org/W4310584696","https://openalex.org/W4364295250","https://openalex.org/W4237840813","https://openalex.org/W2128502296","https://openalex.org/W4385730960","https://openalex.org/W2993622674","https://openalex.org/W1833044483","https://openalex.org/W2081416538"],"abstract_inverted_index":{"An":[0],"open-source":[1],"out-of-order":[2],"superscalar":[3],"processor":[4],"implements":[5],"the":[6],"64-bit":[7],"RISC-V":[8],"instruction":[9],"set":[10],"architecture":[11],"(ISA)":[12],"and":[13],"achieves":[14],"3.77":[15],"CoreMark/MHz.":[16],"The":[17],"2.7":[18],"mm\u00d71.8":[19],"mm":[20],"chip":[21],"includes":[22],"one":[23],"core":[24],"operating":[25,72],"at":[26,29,57],"1.0":[27],"GHz":[28],"nominal":[30],"0.9":[31],"V":[32],"with":[33,63,82],"1":[34],"MB":[35],"of":[36],"level-2":[37],"(L2)":[38],"cache":[39,53],"in":[40],"a":[41],"28":[42],"nm":[43],"HPM":[44],"process.":[45],"A":[46],"line":[47],"recycling":[48],"(LR)":[49],"technique":[50],"reuses":[51],"faulty":[52],"lines":[54],"that":[55],"fail":[56],"low":[58],"voltages":[59],"to":[60,74],"correct":[61],"errors":[62],"only":[64],"0.77%":[65],"L2":[66],"area":[67],"overhead.":[68],"LR":[69],"reduces":[70],"minimum":[71],"voltage":[73],"0.47":[75],"V,":[76],"improving":[77],"energy":[78],"efficiency":[79],"by":[80],"43%":[81],"negligible":[83],"impact":[84],"on":[85],"CPI.":[86]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":4},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}