{"id":"https://openalex.org/W2527510228","doi":"https://doi.org/10.1109/vlsic.2016.7573506","title":"A 0.9um<sup>2</sup>1T1R bit cell in 14nm SoC process for metal-fuse OTP array with hierarchical bitline, bit level redundancy, and power gating","display_name":"A 0.9um<sup>2</sup>1T1R bit cell in 14nm SoC process for metal-fuse OTP array with hierarchical bitline, bit level redundancy, and power gating","publication_year":2016,"publication_date":"2016-06-01","ids":{"openalex":"https://openalex.org/W2527510228","doi":"https://doi.org/10.1109/vlsic.2016.7573506","mag":"2527510228"},"language":"en","primary_location":{"id":"doi:10.1109/vlsic.2016.7573506","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsic.2016.7573506","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087027356","display_name":"Z Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Z Chen","raw_affiliation_strings":["Logic Technology Development, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Logic Technology Development, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040337147","display_name":"S. Kulkarni","orcid":"https://orcid.org/0000-0002-7562-5561"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S H Kulkarni","raw_affiliation_strings":["Logic Technology Development, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Logic Technology Development, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070807953","display_name":"Vincent E. Dorgan","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"V E Dorgan","raw_affiliation_strings":["Logic Technology Development, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Logic Technology Development, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076211813","display_name":"Uma Bhattacharya","orcid":"https://orcid.org/0000-0001-8677-2156"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"U Bhattacharya","raw_affiliation_strings":["Logic Technology Development, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Logic Technology Development, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063987680","display_name":"K Zhang","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K Zhang","raw_affiliation_strings":["Logic Technology Development, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Logic Technology Development, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5087027356"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.09752056,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":96},"biblio":{"volume":"45","issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.7170931100845337},{"id":"https://openalex.org/keywords/fuse","display_name":"Fuse (electrical)","score":0.6606088876724243},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5527085065841675},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5002987384796143},{"id":"https://openalex.org/keywords/fusible-alloy","display_name":"Fusible alloy","score":0.46016475558280945},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4441324472427368},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.42745158076286316},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.42338889837265015},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.41745051741600037},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3938974142074585},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3839424252510071},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34462112188339233},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32428932189941406},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.31772080063819885},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.270969033241272},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.23807382583618164},{"id":"https://openalex.org/keywords/chemistry","display_name":"Chemistry","score":0.1570577621459961},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.11276695132255554}],"concepts":[{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.7170931100845337},{"id":"https://openalex.org/C141353440","wikidata":"https://www.wikidata.org/wiki/Q182221","display_name":"Fuse (electrical)","level":2,"score":0.6606088876724243},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5527085065841675},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5002987384796143},{"id":"https://openalex.org/C133074676","wikidata":"https://www.wikidata.org/wiki/Q428729","display_name":"Fusible alloy","level":2,"score":0.46016475558280945},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4441324472427368},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.42745158076286316},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.42338889837265015},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.41745051741600037},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3938974142074585},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3839424252510071},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34462112188339233},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32428932189941406},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.31772080063819885},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.270969033241272},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.23807382583618164},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.1570577621459961},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.11276695132255554},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C178790620","wikidata":"https://www.wikidata.org/wiki/Q11351","display_name":"Organic chemistry","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsic.2016.7573506","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsic.2016.7573506","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8500000238418579,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2521594690","https://openalex.org/W2015308182","https://openalex.org/W2160300684","https://openalex.org/W2008555535","https://openalex.org/W1966798817","https://openalex.org/W1551499744","https://openalex.org/W3147712429","https://openalex.org/W2086009310","https://openalex.org/W3127845477","https://openalex.org/W2938543345"],"abstract_inverted_index":{"This":[0],"work":[1],"introduces":[2],"the":[3],"first":[4],"high-volume":[5],"manufacturable":[6],"(HVM)":[7],"metal-fuse":[8],"technology":[9],"in":[10],"a":[11,22],"14nm":[12],"tri-gate":[13],"high-k":[14],"metal-gate":[15],"CMOS":[16],"process.":[17],"A":[18,54],"high-density":[19],"array":[20,37],"featuring":[21],"0.9\u03bcm":[23],"<sup":[24],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[25],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[26],"1T1R":[27],"bit":[28,31,45,88],"cell":[29],"and":[30,65,79],"level":[32,89],"redundancy":[33],"is":[34,41,58],"presented.":[35],"An":[36],"efficiency":[38],"of":[39],"50%":[40],"achieved":[42],"with":[43],"hierarchical":[44],"line":[46],"design":[47],"to":[48,60,83,86],"separate":[49],"fuse":[50],"programming":[51,81],"from":[52],"read/sense.":[53],"power":[55],"gating":[56],"scheme":[57],"adopted":[59],"reduce":[61,66],"leakage":[62],"current":[63],"consumption":[64],"high":[67],"voltage":[68],"exposure":[69],"for":[70,77],"reliability.":[71],"Program":[72],"conditions":[73],"can":[74],"be":[75],"optimized":[76],"HVM":[78],"in-field":[80],"(IFP)":[82],"achieve":[84],"close":[85],"100%":[87],"yield.":[90]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}