{"id":"https://openalex.org/W2526294058","doi":"https://doi.org/10.1109/vlsic.2016.7573460","title":"A 6.05-Mb/mm<sup>2</sup>16-nm FinFET double pumping 1W1R 2-port SRAM with 313 ps read access time","display_name":"A 6.05-Mb/mm<sup>2</sup>16-nm FinFET double pumping 1W1R 2-port SRAM with 313 ps read access time","publication_year":2016,"publication_date":"2016-06-01","ids":{"openalex":"https://openalex.org/W2526294058","doi":"https://doi.org/10.1109/vlsic.2016.7573460","mag":"2526294058"},"language":"en","primary_location":{"id":"doi:10.1109/vlsic.2016.7573460","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsic.2016.7573460","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088276903","display_name":"Makoto Yabuuchi","orcid":"https://orcid.org/0000-0003-1515-4726"},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Makoto Yabuuchi","raw_affiliation_strings":["Renesas Electronics Corporation, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas Electronics Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040227863","display_name":"Yohei Sawada","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yohei Sawada","raw_affiliation_strings":["Renesas Electronics Corporation, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas Electronics Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109359160","display_name":"Toshiaki Sano","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Toshiaki Sano","raw_affiliation_strings":["Renesas Electronics Corporation, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas Electronics Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102538016","display_name":"Yuichiro Ishii","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yuichiro Ishii","raw_affiliation_strings":["Renesas Electronics Corporation, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas Electronics Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060197046","display_name":"Shinji Tanaka","orcid":"https://orcid.org/0000-0002-7718-3453"},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shinji Tanaka","raw_affiliation_strings":["Renesas Electronics Corporation, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas Electronics Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100874528","display_name":"Miki Tanaka","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Miki Tanaka","raw_affiliation_strings":["Renesas System Design Corporation, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas System Design Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047952713","display_name":"Koji Nii","orcid":"https://orcid.org/0000-0002-9986-5308"},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Koji Nii","raw_affiliation_strings":["Renesas System Design Corporation, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas System Design Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.9301,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.78572757,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8882458209991455},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.6323193907737732},{"id":"https://openalex.org/keywords/standby-power","display_name":"Standby power","score":0.6132627725601196},{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.5512316823005676},{"id":"https://openalex.org/keywords/port","display_name":"Port (circuit theory)","score":0.5305479168891907},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4825019836425781},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.4708523154258728},{"id":"https://openalex.org/keywords/leakage-power","display_name":"Leakage power","score":0.4524390697479248},{"id":"https://openalex.org/keywords/access-time","display_name":"Access time","score":0.4160059094429016},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3750070333480835},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.3368973433971405},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.32210126519203186},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3102748394012451},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25461864471435547},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.20851004123687744},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.17835935950279236},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1264445185661316},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.09861019253730774}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8882458209991455},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.6323193907737732},{"id":"https://openalex.org/C7140552","wikidata":"https://www.wikidata.org/wiki/Q1366402","display_name":"Standby power","level":3,"score":0.6132627725601196},{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.5512316823005676},{"id":"https://openalex.org/C32802771","wikidata":"https://www.wikidata.org/wiki/Q2443617","display_name":"Port (circuit theory)","level":2,"score":0.5305479168891907},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4825019836425781},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.4708523154258728},{"id":"https://openalex.org/C2987719587","wikidata":"https://www.wikidata.org/wiki/Q1811428","display_name":"Leakage power","level":4,"score":0.4524390697479248},{"id":"https://openalex.org/C194080101","wikidata":"https://www.wikidata.org/wiki/Q46306","display_name":"Access time","level":2,"score":0.4160059094429016},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3750070333480835},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.3368973433971405},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.32210126519203186},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3102748394012451},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25461864471435547},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.20851004123687744},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.17835935950279236},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1264445185661316},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.09861019253730774},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsic.2016.7573460","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsic.2016.7573460","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8600000143051147,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2297319780","https://openalex.org/W2120398954","https://openalex.org/W2773448237","https://openalex.org/W2188598220","https://openalex.org/W2178217057","https://openalex.org/W1972800815","https://openalex.org/W2162271340","https://openalex.org/W4385626400","https://openalex.org/W2535060935","https://openalex.org/W2966905043"],"abstract_inverted_index":{"High-density":[0],"and":[1],"low-leakage":[2],"1W1R":[3,44],"2-port":[4],"(2P)":[5],"SRAM":[6,12,46,91],"is":[7,69,82],"realized":[8],"by":[9,84],"6T":[10],"1-port":[11],"bitcell":[13],"with":[14,27],"double":[15],"pumping":[16],"internal":[17],"clock":[18,25],"in":[19,77],"16":[20],"nm":[21],"FinFET":[22],"technology.":[23],"Proposed":[24],"generator":[26],"address":[28],"latch":[29],"circuit":[30],"enables":[31],"robust":[32],"timing":[33],"design":[34],"without":[35,92],"sever":[36],"setup/hold":[37],"margin.":[38],"We":[39],"designed":[40],"a":[41,64],"256":[42],"kb":[43],"2P":[45],"macro":[47],"which":[48],"achieves":[49],"the":[50,88],"highest":[51],"density":[52],"of":[53,67],"6.05":[54],"Mb/mm":[55],"<sup":[56],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[57],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[58],".":[59],"Measured":[60],"data":[61],"shows":[62],"that":[63],"313":[65],"ps":[66],"read-access-time":[68],"observed":[70],"at":[71],"0.8":[72],"V.":[73],"Standby":[74],"leakage":[75],"power":[76],"resume":[78],"standby":[79],"(RS)":[80],"mode":[81],"reduced":[83],"79%":[85],"compared":[86],"to":[87],"conventional":[89],"dual-port":[90],"RS.":[93]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":7},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}