{"id":"https://openalex.org/W1588439011","doi":"https://doi.org/10.1109/vlsic.2015.7231355","title":"A 0.4&amp;#x2013;1.6GHz spur-free bang-bang digital PLL in 65nm with a D-flip-flop based frequency subtractor circuit","display_name":"A 0.4&amp;#x2013;1.6GHz spur-free bang-bang digital PLL in 65nm with a D-flip-flop based frequency subtractor circuit","publication_year":2015,"publication_date":"2015-06-01","ids":{"openalex":"https://openalex.org/W1588439011","doi":"https://doi.org/10.1109/vlsic.2015.7231355","mag":"1588439011"},"language":"en","primary_location":{"id":"doi:10.1109/vlsic.2015.7231355","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsic.2015.7231355","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 Symposium on VLSI Circuits (VLSI Circuits)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035469250","display_name":"Bongjin Kim","orcid":"https://orcid.org/0000-0001-5397-9628"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]},{"id":"https://openalex.org/I4210095722","display_name":"Rambus (United States)","ror":"https://ror.org/00pn5a327","country_code":"US","type":"company","lineage":["https://openalex.org/I4210095722"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Bongjin Kim","raw_affiliation_strings":["Dept. of ECE, University of Minnesota, Minneapolis, MN, USA","Rambus Inc., Sunnyvale, CA, USA"],"affiliations":[{"raw_affiliation_string":"Dept. of ECE, University of Minnesota, Minneapolis, MN, USA","institution_ids":["https://openalex.org/I130238516"]},{"raw_affiliation_string":"Rambus Inc., Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I4210095722"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078845675","display_name":"Somnath Kundu","orcid":"https://orcid.org/0000-0002-5891-7968"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Somnath Kundu","raw_affiliation_strings":["Dept. of ECE, University of Minnesota, Minneapolis, MN, USA"],"affiliations":[{"raw_affiliation_string":"Dept. of ECE, University of Minnesota, Minneapolis, MN, USA","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043025421","display_name":"Chris H. Kim","orcid":"https://orcid.org/0000-0002-4194-1347"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chris H. Kim","raw_affiliation_strings":["Dept. of ECE, University of Minnesota, Minneapolis, MN, USA"],"affiliations":[{"raw_affiliation_string":"Dept. of ECE, University of Minnesota, Minneapolis, MN, USA","institution_ids":["https://openalex.org/I130238516"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5035469250"],"corresponding_institution_ids":["https://openalex.org/I130238516","https://openalex.org/I4210095722"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.03197842,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"C140","last_page":"C141"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.6720774173736572},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.6157304644584656},{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.557475745677948},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5206841230392456},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5048735737800598},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.46066418290138245},{"id":"https://openalex.org/keywords/subtractor","display_name":"Subtractor","score":0.4480913281440735},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.4311946928501129},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.38805896043777466},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.3223101496696472},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28469350934028625},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.1119360625743866}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.6720774173736572},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.6157304644584656},{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.557475745677948},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5206841230392456},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5048735737800598},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.46066418290138245},{"id":"https://openalex.org/C187805909","wikidata":"https://www.wikidata.org/wiki/Q1142401","display_name":"Subtractor","level":4,"score":0.4480913281440735},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.4311946928501129},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.38805896043777466},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.3223101496696472},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28469350934028625},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.1119360625743866},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsic.2015.7231355","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsic.2015.7231355","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 Symposium on VLSI Circuits (VLSI Circuits)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6299999952316284,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2121182846","https://openalex.org/W2315668284","https://openalex.org/W2155789024","https://openalex.org/W3213608175","https://openalex.org/W3117675750","https://openalex.org/W2141743053","https://openalex.org/W2109491806","https://openalex.org/W3095633856","https://openalex.org/W1994021281","https://openalex.org/W2139484866"],"abstract_inverted_index":{"A":[0],"0.4-1.6GHz":[1],"spur-free":[2],"bang-bang":[3],"PLL":[4,96],"(BBPLL)":[5],"is":[6,21],"demonstrated":[7],"in":[8,23,51],"a":[9,14,26,59],"65nm":[10],"CMOS":[11],"process":[12],"where":[13],"standard":[15],"D-flip/flop":[16],"(DFF)":[17],"based":[18],"frequency":[19,43],"subtractor":[20],"used":[22],"lieu":[24],"of":[25,68,81,101],"conventional":[27,52],"divider,":[28],"for":[29],"down-converting":[30],"the":[31,41],"feedback":[32],"clock":[33],"frequency.":[34],"The":[35,55,95],"inherent":[36],"first-order":[37],"noise-shaping":[38],"property":[39],"allows":[40],"proposed":[42],"subtraction":[44],"circuit":[45,62,97],"to":[46,79],"mitigate":[47],"spur-noise":[48],"issues":[49],"found":[50],"digital":[53],"BBPLLs.":[54],"fabricated":[56],"BBPLL":[57],"including":[58],"10bit":[60],"ring-DCO":[61],"has":[63,98],"an":[64,73,99],"in-band":[65],"phase":[66],"noise":[67],"-97dBc/Hz":[69],"at":[70,86],"100kHz":[71],"and":[72,88],"integrated":[74],"RMS":[75],"jitter":[76],"(from":[77],"20kHz":[78],"2MHz)":[80],"2.8ps":[82],"while":[83],"consuming":[84],"2.7mW":[85],"1.6GHz":[87],"occupying":[89],"0.019mm":[90],"<sup":[91],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[92],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[93],".":[94],"FoM":[100],"-226.7dB.":[102]},"counts_by_year":[{"year":2022,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}