{"id":"https://openalex.org/W1524119438","doi":"https://doi.org/10.1109/vlsic.2015.7231354","title":"A digital bang-bang phase-locked loop with automatic loop gain control and loop latency reduction","display_name":"A digital bang-bang phase-locked loop with automatic loop gain control and loop latency reduction","publication_year":2015,"publication_date":"2015-06-01","ids":{"openalex":"https://openalex.org/W1524119438","doi":"https://doi.org/10.1109/vlsic.2015.7231354","mag":"1524119438"},"language":"en","primary_location":{"id":"doi:10.1109/vlsic.2015.7231354","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsic.2015.7231354","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 Symposium on VLSI Circuits (VLSI Circuits)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001825473","display_name":"Ting-Kuei Kuan","orcid":null},"institutions":[{"id":"https://openalex.org/I154864474","display_name":"National Taiwan University of Science and Technology","ror":"https://ror.org/00q09pe49","country_code":"TW","type":"education","lineage":["https://openalex.org/I154864474"]},{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ting-Kuei Kuan","raw_affiliation_strings":["National Taiwan University, Taipei, TW","Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan 10617, R. O. C"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Taiwan University, Taipei, TW","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan 10617, R. O. C","institution_ids":["https://openalex.org/I16733864","https://openalex.org/I154864474"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064663968","display_name":"Shen-Iuan Liu","orcid":"https://orcid.org/0000-0002-3765-2948"},"institutions":[{"id":"https://openalex.org/I154864474","display_name":"National Taiwan University of Science and Technology","ror":"https://ror.org/00q09pe49","country_code":"TW","type":"education","lineage":["https://openalex.org/I154864474"]},{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]},{"id":"https://openalex.org/I99613584","display_name":"National Taipei University","ror":"https://ror.org/03e29r284","country_code":"TW","type":"education","lineage":["https://openalex.org/I99613584"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shen-Iuan Liu","raw_affiliation_strings":["Department of Electrical Engineering, National Taiwan University, Taipei Taiwan, R. O. C","Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan 10617, R. O. C"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Taiwan University, Taipei Taiwan, R. O. C","institution_ids":["https://openalex.org/I16733864","https://openalex.org/I99613584"]},{"raw_affiliation_string":"Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan 10617, R. O. C","institution_ids":["https://openalex.org/I16733864","https://openalex.org/I154864474"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.0084,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.874202,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"C138","last_page":"C139"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8733710050582886},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.7111437916755676},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.7102940082550049},{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"Delay-locked loop","score":0.6140801310539246},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5664176940917969},{"id":"https://openalex.org/keywords/loop-gain","display_name":"Loop gain","score":0.49723151326179504},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4825565218925476},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.44855552911758423},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.43992239236831665},{"id":"https://openalex.org/keywords/automatic-gain-control","display_name":"Automatic gain control","score":0.43083032965660095},{"id":"https://openalex.org/keywords/digital-control","display_name":"Digital control","score":0.41863563656806946},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.41627007722854614},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25741931796073914},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2159595489501953},{"id":"https://openalex.org/keywords/control","display_name":"Control (management)","score":0.1348726749420166},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.11438679695129395},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09204104542732239},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.07276409864425659},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.0599227249622345}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8733710050582886},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.7111437916755676},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.7102940082550049},{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.6140801310539246},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5664176940917969},{"id":"https://openalex.org/C199943209","wikidata":"https://www.wikidata.org/wiki/Q1271153","display_name":"Loop gain","level":3,"score":0.49723151326179504},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4825565218925476},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.44855552911758423},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43992239236831665},{"id":"https://openalex.org/C177502760","wikidata":"https://www.wikidata.org/wiki/Q782524","display_name":"Automatic gain control","level":4,"score":0.43083032965660095},{"id":"https://openalex.org/C158411068","wikidata":"https://www.wikidata.org/wiki/Q2720568","display_name":"Digital control","level":2,"score":0.41863563656806946},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.41627007722854614},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25741931796073914},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2159595489501953},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.1348726749420166},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.11438679695129395},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09204104542732239},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.07276409864425659},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0599227249622345},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsic.2015.7231354","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsic.2015.7231354","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 Symposium on VLSI Circuits (VLSI Circuits)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.6200000047683716,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1989031968","https://openalex.org/W2036186630","https://openalex.org/W2057845030","https://openalex.org/W2089328455","https://openalex.org/W2105386586","https://openalex.org/W2118616136"],"related_works":["https://openalex.org/W2354050524","https://openalex.org/W2083878249","https://openalex.org/W2401743820","https://openalex.org/W3177439118","https://openalex.org/W4295813049","https://openalex.org/W2119216036","https://openalex.org/W2389594899","https://openalex.org/W2976219355","https://openalex.org/W2900271051","https://openalex.org/W766471173"],"abstract_inverted_index":{"This":[0,33,59],"paper":[1],"presents":[2],"a":[3,29,52],"digital":[4],"bang-bang":[5,34],"phase-locked":[6,35],"loop":[7,11,15,36],"that":[8],"employs":[9],"automatic":[10],"gain":[12],"control":[13],"and":[14,44],"latency":[16],"reduction":[17],"techniques":[18],"to":[19,61],"enhance":[20],"the":[21],"jitter":[22,43],"performance.":[23],"The":[24],"chip":[25],"is":[26],"fabricated":[27],"in":[28],"40nm":[30],"CMOS":[31],"process.":[32],"achieves":[37],"290fs":[38],"<inf":[39],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[40],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">rms</inf>":[41],"integrated":[42],"reference":[45],"spurs":[46],"<-72.89dBc.":[47],"It":[48],"consumes":[49],"3.8mW":[50],"from":[51],"1.1V":[53],"supply":[54],"while":[55],"operating":[56],"at":[57],"3.96GHz.":[58],"translates":[60],"an":[62],"FOM":[63],"of":[64],"\u2212245dB.":[65]},"counts_by_year":[{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}