{"id":"https://openalex.org/W1480526120","doi":"https://doi.org/10.1109/vlsic.2015.7231353","title":"An all-digital bang-bang PLL using two-point modulation and background gain calibration for spread spectrum clock generation","display_name":"An all-digital bang-bang PLL using two-point modulation and background gain calibration for spread spectrum clock generation","publication_year":2015,"publication_date":"2015-06-01","ids":{"openalex":"https://openalex.org/W1480526120","doi":"https://doi.org/10.1109/vlsic.2015.7231353","mag":"1480526120"},"language":"en","primary_location":{"id":"doi:10.1109/vlsic.2015.7231353","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsic.2015.7231353","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 Symposium on VLSI Circuits (VLSI Circuits)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111676574","display_name":"Sungchun Jang","orcid":null},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sungchun Jang","raw_affiliation_strings":["Seoul National University, Seoul, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Seoul National University, Seoul, Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040605443","display_name":"Sungwoo Kim","orcid":"https://orcid.org/0000-0002-4189-7120"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sungwoo Kim","raw_affiliation_strings":["Seoul National University, Seoul, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Seoul National University, Seoul, Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108376815","display_name":"Sang-Hyeok Chu","orcid":null},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sang-Hyeok Chu","raw_affiliation_strings":["Seoul National University, Seoul, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Seoul National University, Seoul, Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102716079","display_name":"Gyu-Seob Jeong","orcid":"https://orcid.org/0000-0002-9432-0800"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Gyu-Seob Jeong","raw_affiliation_strings":["Seoul National University, Seoul, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Seoul National University, Seoul, Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003608838","display_name":"Yoonsoo Kim","orcid":"https://orcid.org/0000-0002-0357-9826"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Yoonsoo Kim","raw_affiliation_strings":["Seoul National University, Seoul, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Seoul National University, Seoul, Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008010401","display_name":"Deog\u2010Kyoon Jeong","orcid":"https://orcid.org/0000-0003-0436-703X"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Deog-Kyoon Jeong","raw_affiliation_strings":["Seoul National University, Seoul, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Seoul National University, Seoul, Korea","institution_ids":["https://openalex.org/I139264467"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I139264467"],"apc_list":null,"apc_paid":null,"fwci":1.6064,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.84731721,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"C136","last_page":"C137"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8082290887832642},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.7052050828933716},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5360627174377441},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.5165221095085144},{"id":"https://openalex.org/keywords/modulation","display_name":"Modulation (music)","score":0.5155644416809082},{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.5053825378417969},{"id":"https://openalex.org/keywords/loop-gain","display_name":"Loop gain","score":0.4602571427822113},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4574242830276489},{"id":"https://openalex.org/keywords/detector","display_name":"Detector","score":0.45254915952682495},{"id":"https://openalex.org/keywords/automatic-gain-control","display_name":"Automatic gain control","score":0.43982771039009094},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.41368210315704346},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3957584500312805},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.21082183718681335},{"id":"https://openalex.org/keywords/optics","display_name":"Optics","score":0.21030455827713013},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15755045413970947},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13471576571464539},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.08710050582885742}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8082290887832642},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.7052050828933716},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5360627174377441},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.5165221095085144},{"id":"https://openalex.org/C123079801","wikidata":"https://www.wikidata.org/wiki/Q750240","display_name":"Modulation (music)","level":2,"score":0.5155644416809082},{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.5053825378417969},{"id":"https://openalex.org/C199943209","wikidata":"https://www.wikidata.org/wiki/Q1271153","display_name":"Loop gain","level":3,"score":0.4602571427822113},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4574242830276489},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.45254915952682495},{"id":"https://openalex.org/C177502760","wikidata":"https://www.wikidata.org/wiki/Q782524","display_name":"Automatic gain control","level":4,"score":0.43982771039009094},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.41368210315704346},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3957584500312805},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.21082183718681335},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.21030455827713013},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15755045413970947},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13471576571464539},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.08710050582885742},{"id":"https://openalex.org/C24890656","wikidata":"https://www.wikidata.org/wiki/Q82811","display_name":"Acoustics","level":1,"score":0.0},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsic.2015.7231353","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsic.2015.7231353","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 Symposium on VLSI Circuits (VLSI Circuits)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322202","display_name":"IC Design Education Center","ror":"https://ror.org/005v57z85"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2118570658","https://openalex.org/W2168433947"],"related_works":["https://openalex.org/W1994021281","https://openalex.org/W2139484866","https://openalex.org/W2301158783","https://openalex.org/W2369998856","https://openalex.org/W2133120878","https://openalex.org/W1969806930","https://openalex.org/W2002107209","https://openalex.org/W2004266780","https://openalex.org/W2376956425","https://openalex.org/W1967032492"],"abstract_inverted_index":{"An":[0],"all-digital":[1],"spread":[2],"spectrum":[3],"clock":[4],"generator":[5],"(SSCG)":[6],"using":[7],"two-point":[8],"modulation":[9,19],"is":[10,26,40,72],"presented.":[11],"To":[12,28],"calibrate":[13],"the":[14,35,44],"gain":[15,23],"mismatch":[16],"between":[17],"two":[18],"paths,":[20],"a":[21,55],"background":[22],"calibration":[24],"method":[25],"proposed.":[27],"reduce":[29],"power":[30],"consumption":[31],"and":[32,59],"design":[33],"complexity,":[34],"bang-bang":[36],"phase-frequency":[37],"detector":[38],"(BBPFD)":[39],"used":[41],"instead":[42],"of":[43],"time-to-digital":[45],"converter":[46],"(TDC).":[47],"The":[48,67],"prototype":[49],"chip":[50],"has":[51],"been":[52],"fabricated":[53],"in":[54],"65-nm":[56],"CMOS":[57],"process":[58],"it":[60],"consumes":[61],"6":[62],"mW":[63],"at":[64],"2.5":[65],"GHz.":[66],"measured":[68],"minimum":[69],"rms":[70],"jitter":[71],"1.58":[73],"ps.":[74]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":4}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}