{"id":"https://openalex.org/W1806621776","doi":"https://doi.org/10.1109/vlsic.2015.7231328","title":"A 12b 70MS/s SAR ADC with digital startup calibration in 14nm CMOS","display_name":"A 12b 70MS/s SAR ADC with digital startup calibration in 14nm CMOS","publication_year":2015,"publication_date":"2015-06-01","ids":{"openalex":"https://openalex.org/W1806621776","doi":"https://doi.org/10.1109/vlsic.2015.7231328","mag":"1806621776"},"language":"en","primary_location":{"id":"doi:10.1109/vlsic.2015.7231328","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsic.2015.7231328","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 Symposium on VLSI Circuits (VLSI Circuits)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025543983","display_name":"Chun C. Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Chun C. Lee","raw_affiliation_strings":["Advanced Design, Intel Corp, Hillsboro, OR, USA","[Advanced Design, Logic Technology Development, Intel Corporation, Hillsboro, OR, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced Design, Intel Corp, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Advanced Design, Logic Technology Development, Intel Corporation, Hillsboro, OR, USA]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035978678","display_name":"Cho-Ying Lu","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Cho-Ying Lu","raw_affiliation_strings":["Advanced Design, Intel Corp, Hillsboro, OR, USA","[Advanced Design, Logic Technology Development, Intel Corporation, Hillsboro, OR, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced Design, Intel Corp, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Advanced Design, Logic Technology Development, Intel Corporation, Hillsboro, OR, USA]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113630799","display_name":"Ramya Narayanaswamy","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ramya Narayanaswamy","raw_affiliation_strings":["Advanced Design, Intel Corp, Hillsboro, OR, USA","[Advanced Design, Logic Technology Development, Intel Corporation, Hillsboro, OR, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced Design, Intel Corp, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Advanced Design, Logic Technology Development, Intel Corporation, Hillsboro, OR, USA]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065277182","display_name":"J. Rizk","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jad B. Rizk","raw_affiliation_strings":["Advanced Design, Intel Corp, Hillsboro, OR, USA","[Advanced Design, Logic Technology Development, Intel Corporation, Hillsboro, OR, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced Design, Intel Corp, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Advanced Design, Logic Technology Development, Intel Corporation, Hillsboro, OR, USA]","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5025543983"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":2.0,"has_fulltext":false,"cited_by_count":44,"citation_normalized_percentile":{"value":0.85307426,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"C62","last_page":"C63"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spurious-free-dynamic-range","display_name":"Spurious-free dynamic range","score":0.8353008031845093},{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.7225751876831055},{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.7044397592544556},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6889485120773315},{"id":"https://openalex.org/keywords/preamplifier","display_name":"Preamplifier","score":0.6582746505737305},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5975207090377808},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.5322076678276062},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.5278009176254272},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5106356739997864},{"id":"https://openalex.org/keywords/calibration","display_name":"Calibration","score":0.49916720390319824},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.38627228140830994},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.37126821279525757},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.19035205245018005},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.08428239822387695},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.07477948069572449}],"concepts":[{"id":"https://openalex.org/C119293636","wikidata":"https://www.wikidata.org/wiki/Q657480","display_name":"Spurious-free dynamic range","level":3,"score":0.8353008031845093},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.7225751876831055},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.7044397592544556},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6889485120773315},{"id":"https://openalex.org/C14245642","wikidata":"https://www.wikidata.org/wiki/Q399804","display_name":"Preamplifier","level":4,"score":0.6582746505737305},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5975207090377808},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.5322076678276062},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.5278009176254272},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5106356739997864},{"id":"https://openalex.org/C165838908","wikidata":"https://www.wikidata.org/wiki/Q736777","display_name":"Calibration","level":2,"score":0.49916720390319824},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.38627228140830994},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.37126821279525757},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.19035205245018005},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.08428239822387695},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.07477948069572449},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsic.2015.7231328","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsic.2015.7231328","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 Symposium on VLSI Circuits (VLSI Circuits)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.800000011920929}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2022951482","https://openalex.org/W2053451635","https://openalex.org/W2100749576","https://openalex.org/W2135751681","https://openalex.org/W2140351762"],"related_works":["https://openalex.org/W2390518854","https://openalex.org/W1554546639","https://openalex.org/W2377388014","https://openalex.org/W2371022287","https://openalex.org/W4389041029","https://openalex.org/W4291940500","https://openalex.org/W2070837678","https://openalex.org/W4306405609","https://openalex.org/W2123579933","https://openalex.org/W2123870544"],"abstract_inverted_index":{"A":[0],"12b":[1],"70MS/s":[2,70],"sub-2":[3,42],"radix":[4,43],"SAR":[5],"ADC":[6,64],"designed":[7],"on":[8],"Intel's":[9],"14nm":[10],"tri-gate":[11],"CMOS":[12],"process":[13],"is":[14,30],"presented.":[15],"It":[16],"utilizes":[17],"a":[18,53],"startup":[19],"calibration":[20,29],"for":[21],"correcting":[22],"capacitor":[23],"mismatches":[24],"in":[25],"its":[26],"CDAC.":[27],"The":[28,41,50,63],"fully":[31],"digital":[32],"and":[33,60,72],"doesn't":[34],"require":[35],"accurate":[36],"references":[37],"or":[38],"input":[39],"signals.":[40],"architecture":[44],"provides":[45],"redundancy":[46],"that":[47,56],"improves":[48],"speed.":[49],"comparator":[51],"has":[52],"novel":[54],"preamplifier":[55],"helps":[57],"achieve":[58],"low-noise":[59],"high-speed":[61],"operation.":[62],"achieves":[65],"68.1dB":[66],"SNDR,":[67],"80dB":[68],"SFDR,":[69],"speed,":[71],"consumes":[73],"4.3mW":[74],"power.":[75]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":7},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":7},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":3}],"updated_date":"2026-05-12T08:28:47.272897","created_date":"2025-10-10T00:00:00"}