{"id":"https://openalex.org/W1488734054","doi":"https://doi.org/10.1109/vlsic.2015.7231282","title":"A 0.094um&lt;sup&gt;2&lt;/sup&gt; high density and aging resilient 8T SRAM with 14nm FinFET technology featuring 560mV V&lt;inf&gt;MIN&lt;/inf&gt; with read and write assist","display_name":"A 0.094um&lt;sup&gt;2&lt;/sup&gt; high density and aging resilient 8T SRAM with 14nm FinFET technology featuring 560mV V&lt;inf&gt;MIN&lt;/inf&gt; with read and write assist","publication_year":2015,"publication_date":"2015-06-01","ids":{"openalex":"https://openalex.org/W1488734054","doi":"https://doi.org/10.1109/vlsic.2015.7231282","mag":"1488734054"},"language":"en","primary_location":{"id":"doi:10.1109/vlsic.2015.7231282","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsic.2015.7231282","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 Symposium on VLSI Circuits (VLSI Circuits)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070089019","display_name":"Kyung-Hoae Koo","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Kyung-Hoae Koo","raw_affiliation_strings":["Advanced Design, Logic Technology Development, Intel, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Advanced Design, Logic Technology Development, Intel, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101012313","display_name":"Liqiong Wei","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Liqiong Wei","raw_affiliation_strings":["Advanced Design, Logic Technology Development, Intel, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Advanced Design, Logic Technology Development, Intel, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102812519","display_name":"John Keane","orcid":"https://orcid.org/0000-0002-9746-8990"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"John Keane","raw_affiliation_strings":["Advanced Design, Logic Technology Development, Intel, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Advanced Design, Logic Technology Development, Intel, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103485789","display_name":"Uddalak Bhattacharya","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Uddalak Bhattacharya","raw_affiliation_strings":["Advanced Design, Logic Technology Development, Intel, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Advanced Design, Logic Technology Development, Intel, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053857493","display_name":"Eric Karl","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Eric A Karl","raw_affiliation_strings":["Advanced Design, Logic Technology Development, Intel, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Advanced Design, Logic Technology Development, Intel, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":null,"display_name":"Kevin Zhang","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kevin Zhang","raw_affiliation_strings":["Advanced Design, Logic Technology Development, Intel, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Advanced Design, Logic Technology Development, Intel, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5070089019"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":1.0036,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.78505783,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"47","issue":null,"first_page":"C266","last_page":"C267"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6067726612091064},{"id":"https://openalex.org/keywords/boosting","display_name":"Boosting (machine learning)","score":0.520710289478302},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3889547884464264},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.22452253103256226},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.170125812292099}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6067726612091064},{"id":"https://openalex.org/C46686674","wikidata":"https://www.wikidata.org/wiki/Q466303","display_name":"Boosting (machine learning)","level":2,"score":0.520710289478302},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3889547884464264},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.22452253103256226},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.170125812292099}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsic.2015.7231282","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsic.2015.7231282","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 Symposium on VLSI Circuits (VLSI Circuits)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.6100000143051147,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2125652721","https://openalex.org/W1540371141","https://openalex.org/W1549363203","https://openalex.org/W2154063878","https://openalex.org/W4231274751","https://openalex.org/W2556012038","https://openalex.org/W4392590355"],"abstract_inverted_index":{"A":[0,52,64],"0.094\u03bcm":[1],"<sup":[2],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[3,49,61,68],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[4],"8T":[5],"SRAM":[6],"bitcell":[7,25],"is":[8,55,72],"developed":[9],"for":[10,31,45,57],"a":[11,18],"14nm":[12],"technology":[13],"featuring":[14],"FinFET":[15],"transistors":[16],"with":[17,74],"70nm":[19],"contacted":[20],"gate":[21],"pitch":[22],"[1].":[23],"The":[24],"and":[26,34,39],"supporting":[27],"circuitry":[28],"are":[29,43],"optimized":[30],"high":[32],"density":[33],"aging":[35],"tolerance.":[36],"Supply":[37],"collapse":[38],"wordline":[40],"boosting":[41],"techniques":[42],"applied":[44],"write":[46],"V":[47,59,66],"<sub":[48,60,67],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">MIN</sub>":[50,62,69],"assist.":[51],"delayed":[53],"keeper":[54],"used":[56],"read":[58],"improvement.":[63],"400MHz":[65],"of":[70],"560mV":[71],"achieved":[73],"the":[75],"proposed":[76],"design":[77],"at":[78],"-10\u00b0C":[79],"in":[80],"volume":[81],"manufacturing.":[82]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2016,"cited_by_count":2}],"updated_date":"2026-04-21T08:09:41.155169","created_date":"2025-10-10T00:00:00"}