{"id":"https://openalex.org/W2159389783","doi":"https://doi.org/10.1109/vlsic.2014.6858403","title":"Highly reliable and low-power nonvolatile cache memory with advanced perpendicular STT-MRAM for high-performance CPU","display_name":"Highly reliable and low-power nonvolatile cache memory with advanced perpendicular STT-MRAM for high-performance CPU","publication_year":2014,"publication_date":"2014-06-01","ids":{"openalex":"https://openalex.org/W2159389783","doi":"https://doi.org/10.1109/vlsic.2014.6858403","mag":"2159389783"},"language":"en","primary_location":{"id":"doi:10.1109/vlsic.2014.6858403","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsic.2014.6858403","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 Symposium on VLSI Circuits Digest of Technical Papers","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103020387","display_name":"Hiroki Noguchi","orcid":"https://orcid.org/0000-0003-1659-1389"},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Hiroki Noguchi","raw_affiliation_strings":["Kabushiki Kaisha Toshiba, Minato-ku, Tokyo, JP"],"affiliations":[{"raw_affiliation_string":"Kabushiki Kaisha Toshiba, Minato-ku, Tokyo, JP","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034034258","display_name":"Kazutaka Ikegami","orcid":"https://orcid.org/0000-0002-6234-4568"},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kazutaka Ikegami","raw_affiliation_strings":["Kabushiki Kaisha Toshiba, Minato-ku, Tokyo, JP"],"affiliations":[{"raw_affiliation_string":"Kabushiki Kaisha Toshiba, Minato-ku, Tokyo, JP","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109190190","display_name":"Naoharu Shimomura","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Naoharu Shimomura","raw_affiliation_strings":["Kabushiki Kaisha Toshiba, Minato-ku, Tokyo, JP"],"affiliations":[{"raw_affiliation_string":"Kabushiki Kaisha Toshiba, Minato-ku, Tokyo, JP","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071982671","display_name":"Tetsufumi Tanamoto","orcid":"https://orcid.org/0000-0002-1373-2812"},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tanamoto Tetsufumi","raw_affiliation_strings":["Kabushiki Kaisha Toshiba, Minato-ku, Tokyo, JP"],"affiliations":[{"raw_affiliation_string":"Kabushiki Kaisha Toshiba, Minato-ku, Tokyo, JP","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031270865","display_name":"Junichi Ito","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Junichi Ito","raw_affiliation_strings":["Kabushiki Kaisha Toshiba, Minato-ku, Tokyo, JP"],"affiliations":[{"raw_affiliation_string":"Kabushiki Kaisha Toshiba, Minato-ku, Tokyo, JP","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111734510","display_name":"Shinobu Fujita","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shinobu Fujita","raw_affiliation_strings":["Kabushiki Kaisha Toshiba, Minato-ku, Tokyo, JP"],"affiliations":[{"raw_affiliation_string":"Kabushiki Kaisha Toshiba, Minato-ku, Tokyo, JP","institution_ids":["https://openalex.org/I1292669757"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5103020387"],"corresponding_institution_ids":["https://openalex.org/I1292669757"],"apc_list":null,"apc_paid":null,"fwci":5.7344,"has_fulltext":false,"cited_by_count":61,"citation_normalized_percentile":{"value":0.96577459,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/magnetoresistive-random-access-memory","display_name":"Magnetoresistive random-access memory","score":0.8864454030990601},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.6396296620368958},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6096271872520447},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5463540554046631},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4690922498703003},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.42055708169937134},{"id":"https://openalex.org/keywords/perpendicular","display_name":"Perpendicular","score":0.41787245869636536},{"id":"https://openalex.org/keywords/performance-improvement","display_name":"Performance improvement","score":0.4103958010673523},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.38346657156944275},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36215370893478394},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.25022226572036743},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.21572288870811462},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09419268369674683},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.06202557682991028}],"concepts":[{"id":"https://openalex.org/C46891859","wikidata":"https://www.wikidata.org/wiki/Q1061546","display_name":"Magnetoresistive random-access memory","level":3,"score":0.8864454030990601},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.6396296620368958},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6096271872520447},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5463540554046631},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4690922498703003},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.42055708169937134},{"id":"https://openalex.org/C199631012","wikidata":"https://www.wikidata.org/wiki/Q205034","display_name":"Perpendicular","level":2,"score":0.41787245869636536},{"id":"https://openalex.org/C2778915421","wikidata":"https://www.wikidata.org/wiki/Q3643177","display_name":"Performance improvement","level":2,"score":0.4103958010673523},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.38346657156944275},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36215370893478394},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.25022226572036743},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.21572288870811462},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09419268369674683},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.06202557682991028},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/vlsic.2014.6858403","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsic.2014.6858403","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 Symposium on VLSI Circuits Digest of Technical Papers","raw_type":"proceedings-article"},{"id":"pmh:oai:irdb.nii.ac.jp:00953:0006797673","is_oa":false,"landing_page_url":"https://teikyo-u.repo.nii.ac.jp/records/2034177","pdf_url":null,"source":{"id":"https://openalex.org/S7407056385","display_name":"Institutional Repositories DataBase (IRDB)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I184597095","host_organization_name":"National Institute of Informatics","host_organization_lineage":["https://openalex.org/I184597095"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"2014 Symposium on VLSI Circuits, VLSIC 2014 - Digest of Technical Papers","raw_type":"conference proceedings"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322832","display_name":"University of Tokyo","ror":"https://ror.org/057zh3y96"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2342993049","https://openalex.org/W2171162600","https://openalex.org/W2601736132","https://openalex.org/W1993178305","https://openalex.org/W2700018028","https://openalex.org/W2167303720","https://openalex.org/W2549803267","https://openalex.org/W2497617944","https://openalex.org/W1563139915","https://openalex.org/W2061075966"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3],"novel":[4,28,66],"nonvolatile":[5,67],"last":[6],"level":[7],"cache":[8],"(LLC)":[9],"based":[10],"on":[11],"the":[12,18,32,64,70],"advanced":[13],"perpendicular":[14],"STT-MRAM":[15,40],"to":[16],"reduce":[17],"total":[19],"power":[20,53],"consumption":[21],"of":[22,39,49],"LLC.":[23,75],"The":[24,47],"presented":[25,65],"LLC":[26,68],"has":[27],"readout":[29],"circuit":[30],"with":[31,42,54],"dual-sensing":[33],"salvation":[34],"scheme":[35],"that":[36,63],"enhances":[37],"reliability":[38],"along":[41],"typical":[43],"error-correcting":[44],"code":[45],"(ECC).":[46],"comparison":[48],"CPU":[50],"performance":[51],"per":[52],"SRAM-based,":[55],"embedded":[56],"DRAM":[57],"and":[58],"conventional":[59],"STT-MRAM-based":[60],"LLCs":[61],"indicates":[62],"is":[69],"most":[71],"suitable":[72],"for":[73],"large":[74]},"counts_by_year":[{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":6},{"year":2019,"cited_by_count":6},{"year":2018,"cited_by_count":9},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":9},{"year":2015,"cited_by_count":11},{"year":2014,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}