{"id":"https://openalex.org/W2098297987","doi":"https://doi.org/10.1109/vlsic.2014.6858399","title":"A 0.8V, 560fJ/bit, 14Gb/s injection-locked receiver with input duty-cycle distortion tolerable edge-rotating 5/4X sub-rate CDR in 65nm CMOS","display_name":"A 0.8V, 560fJ/bit, 14Gb/s injection-locked receiver with input duty-cycle distortion tolerable edge-rotating 5/4X sub-rate CDR in 65nm CMOS","publication_year":2014,"publication_date":"2014-06-01","ids":{"openalex":"https://openalex.org/W2098297987","doi":"https://doi.org/10.1109/vlsic.2014.6858399","mag":"2098297987"},"language":"en","primary_location":{"id":"doi:10.1109/vlsic.2014.6858399","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsic.2014.6858399","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 Symposium on VLSI Circuits Digest of Technical Papers","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100348679","display_name":"Hao Li","orcid":"https://orcid.org/0000-0003-1744-1526"},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Hao Li","raw_affiliation_strings":["Oregon State University, Corvallis, OR, US","Sch. of Electr. Eng., & Comput. Sci., Oregon State Univ., Corvallis, OR, USA"],"affiliations":[{"raw_affiliation_string":"Oregon State University, Corvallis, OR, US","institution_ids":["https://openalex.org/I131249849"]},{"raw_affiliation_string":"Sch. of Electr. Eng., & Comput. Sci., Oregon State Univ., Corvallis, OR, USA","institution_ids":["https://openalex.org/I131249849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100735210","display_name":"Shuai Chen","orcid":"https://orcid.org/0000-0002-6726-6271"},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]},{"id":"https://openalex.org/I125839683","display_name":"Beijing Institute of Technology","ror":"https://ror.org/01skt4w74","country_code":"CN","type":"education","lineage":["https://openalex.org/I125839683","https://openalex.org/I890469752"]},{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shuai Chen","raw_affiliation_strings":["Institute of Computing Technology Chinese Academy of Sciences, Beijing, CN","Inst. of Comput. Technol., Beijing, China"],"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology Chinese Academy of Sciences, Beijing, CN","institution_ids":["https://openalex.org/I4210090176","https://openalex.org/I19820366"]},{"raw_affiliation_string":"Inst. of Comput. Technol., Beijing, China","institution_ids":["https://openalex.org/I125839683"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100559875","display_name":"Liqiong Yang","orcid":null},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]},{"id":"https://openalex.org/I125839683","display_name":"Beijing Institute of Technology","ror":"https://ror.org/01skt4w74","country_code":"CN","type":"education","lineage":["https://openalex.org/I125839683","https://openalex.org/I890469752"]},{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Liqiong Yang","raw_affiliation_strings":["Institute of Computing Technology Chinese Academy of Sciences, Beijing, CN","Inst. of Comput. Technol., Beijing, China"],"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology Chinese Academy of Sciences, Beijing, CN","institution_ids":["https://openalex.org/I4210090176","https://openalex.org/I19820366"]},{"raw_affiliation_string":"Inst. of Comput. Technol., Beijing, China","institution_ids":["https://openalex.org/I125839683"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084507752","display_name":"Rui Bai","orcid":"https://orcid.org/0000-0002-4682-908X"},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rui Bai","raw_affiliation_strings":["Oregon State University, Corvallis, OR, US","Sch. of Electr. Eng., & Comput. Sci., Oregon State Univ., Corvallis, OR, USA"],"affiliations":[{"raw_affiliation_string":"Oregon State University, Corvallis, OR, US","institution_ids":["https://openalex.org/I131249849"]},{"raw_affiliation_string":"Sch. of Electr. Eng., & Comput. Sci., Oregon State Univ., Corvallis, OR, USA","institution_ids":["https://openalex.org/I131249849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017530066","display_name":"Weiwu Hu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]},{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]},{"id":"https://openalex.org/I125839683","display_name":"Beijing Institute of Technology","ror":"https://ror.org/01skt4w74","country_code":"CN","type":"education","lineage":["https://openalex.org/I125839683","https://openalex.org/I890469752"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weiwu Hu","raw_affiliation_strings":["Institute of Computing Technology Chinese Academy of Sciences, Beijing, CN","Inst. of Comput. Technol., Beijing, China"],"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology Chinese Academy of Sciences, Beijing, CN","institution_ids":["https://openalex.org/I4210090176","https://openalex.org/I19820366"]},{"raw_affiliation_string":"Inst. of Comput. Technol., Beijing, China","institution_ids":["https://openalex.org/I125839683"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109131881","display_name":"Freeman Zhong","orcid":null},"institutions":[{"id":"https://openalex.org/I4210119403","display_name":"LSI Solutions (United States)","ror":"https://ror.org/02st8gf30","country_code":"US","type":"company","lineage":["https://openalex.org/I4210119403"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Freeman Y. Zhong","raw_affiliation_strings":["LSI Corp, San Jose, CA, US","LSI Corporation, San Jose, CA, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"LSI Corp, San Jose, CA, US","institution_ids":["https://openalex.org/I4210119403"]},{"raw_affiliation_string":"LSI Corporation, San Jose, CA, USA#TAB#","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102722626","display_name":"Samuel Palermo","orcid":"https://orcid.org/0000-0002-9631-683X"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Samuel Palermo","raw_affiliation_strings":["Texas A&M University College Station, College Station, TX, US","Texas A&M Univ., College station, TX, USA"],"affiliations":[{"raw_affiliation_string":"Texas A&M University College Station, College Station, TX, US","institution_ids":["https://openalex.org/I91045830"]},{"raw_affiliation_string":"Texas A&M Univ., College station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112245798","display_name":"Patrick Yin Chiang","orcid":null},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Patrick Yin Chiang","raw_affiliation_strings":["Oregon State University, Corvallis, OR, US","Sch. of Electr. Eng., & Comput. Sci., Oregon State Univ., Corvallis, OR, USA"],"affiliations":[{"raw_affiliation_string":"Oregon State University, Corvallis, OR, US","institution_ids":["https://openalex.org/I131249849"]},{"raw_affiliation_string":"Sch. of Electr. Eng., & Comput. Sci., Oregon State Univ., Corvallis, OR, USA","institution_ids":["https://openalex.org/I131249849"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5100348679"],"corresponding_institution_ids":["https://openalex.org/I131249849"],"apc_list":null,"apc_paid":null,"fwci":1.277,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.83390581,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9919000267982483,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.701279878616333},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.6295560002326965},{"id":"https://openalex.org/keywords/oversampling","display_name":"Oversampling","score":0.5797749757766724},{"id":"https://openalex.org/keywords/duty-cycle","display_name":"Duty cycle","score":0.554447591304779},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4562879204750061},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4152846038341522},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3761076331138611},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2468988001346588},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2166965901851654}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.701279878616333},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.6295560002326965},{"id":"https://openalex.org/C197323446","wikidata":"https://www.wikidata.org/wiki/Q331222","display_name":"Oversampling","level":3,"score":0.5797749757766724},{"id":"https://openalex.org/C199822604","wikidata":"https://www.wikidata.org/wiki/Q557120","display_name":"Duty cycle","level":3,"score":0.554447591304779},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4562879204750061},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4152846038341522},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3761076331138611},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2468988001346588},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2166965901851654}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/vlsic.2014.6858399","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsic.2014.6858399","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 Symposium on VLSI Circuits Digest of Technical Papers","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.720.2325","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.720.2325","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.tamu.edu/%7Espalermo/docs/2014_14Gbps_ilo_rx_dcd_tolerable_li_vlsi.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.9200000166893005,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W934088023","https://openalex.org/W1979377088","https://openalex.org/W2033219015","https://openalex.org/W2058199955","https://openalex.org/W2092823305"],"related_works":["https://openalex.org/W2766503024","https://openalex.org/W2781247653","https://openalex.org/W4206637278","https://openalex.org/W4386005305","https://openalex.org/W3082051559","https://openalex.org/W4386214543","https://openalex.org/W1969988626","https://openalex.org/W2141301039","https://openalex.org/W2109445684","https://openalex.org/W2081082331"],"abstract_inverted_index":{"A":[0],"quarter-rate":[1,31],"forwarded-clock":[2],"receiver":[3,74],"utilizes":[4],"an":[5,35],"edge-rotating":[6],"5/4X":[7],"sub-rate":[8],"CDR":[9,23],"for":[10],"improved":[11],"jitter":[12],"tolerance":[13],"with":[14,29,79],"low":[15],"power":[16],"overhead":[17],"relative":[18],"to":[19,77],"conventional":[20],"2X":[21],"oversampling":[22],"systems.":[24],"Low-voltage":[25],"operation":[26],"is":[27],"achieved":[28],"efficient":[30],"clock":[32,59],"generation":[33],"from":[34],"injection-locked":[36],"oscillator":[37],"(ILO)":[38],"and":[39,63,101],"through":[40],"automatic":[41],"independent":[42],"phase":[43,61,89],"rotator":[44],"control":[45],"that":[46],"optimizes":[47],"timing":[48],"margin":[49],"of":[50,57,106],"each":[51],"input":[52,99],"quantizer":[53],"in":[54,69],"the":[55,73],"presence":[56],"receive-side":[58],"static":[60],"errors":[62],"transmitter":[64],"duty-cycle":[65],"distortion":[66],"(DCD).":[67],"Fabricated":[68],"GP":[70],"65nm":[71],"CMOS,":[72],"operates":[75],"up":[76],"16Gb/s":[78],"a":[80,87],"BER<10":[81],"<sup":[82],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[83,95,111],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">\u221212</sup>":[84],",":[85],"achieves":[86],"1MHz":[88],"tracking":[90],"bandwidth,":[91],"tolerates":[92],"\u00b150%UI":[93],"<inf":[94,110],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">pp</inf>":[96],"DCD":[97],"on":[98],"data,":[100],"has":[102],"14Gb/s":[103],"energy":[104],"efficiency":[105],"560fJ/bit":[107],"at":[108],"V":[109],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">DD</inf>":[112],"=0.8V.":[113]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":5},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}