{"id":"https://openalex.org/W1986969621","doi":"https://doi.org/10.1109/vlsic.2012.6243833","title":"A fully-digital phase-locked low dropout regulator in 32nm CMOS","display_name":"A fully-digital phase-locked low dropout regulator in 32nm CMOS","publication_year":2012,"publication_date":"2012-06-01","ids":{"openalex":"https://openalex.org/W1986969621","doi":"https://doi.org/10.1109/vlsic.2012.6243833","mag":"1986969621"},"language":"en","primary_location":{"id":"doi:10.1109/vlsic.2012.6243833","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsic.2012.6243833","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Symposium on VLSI Circuits (VLSIC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091408102","display_name":"Arijit Raychowdhury","orcid":"https://orcid.org/0000-0001-8391-0576"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Arijit Raychowdhury","raw_affiliation_strings":["Circuit Research Laboratory, Intel Laboratories, Intel, Hillsboro, OR, USA","Circuit Research Lab, Intel Labs, Intel, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Circuit Research Laboratory, Intel Laboratories, Intel, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Circuit Research Lab, Intel Labs, Intel, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006467285","display_name":"Dinesh Somasekhar","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dinesh Somasekhar","raw_affiliation_strings":["Circuit Research Laboratory, Intel Laboratories, Intel, Hillsboro, OR, USA","Circuit Research Lab, Intel Labs, Intel, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Circuit Research Laboratory, Intel Laboratories, Intel, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Circuit Research Lab, Intel Labs, Intel, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067753561","display_name":"James Tschanz","orcid":"https://orcid.org/0000-0003-0317-4332"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"James Tschanz","raw_affiliation_strings":["Circuit Research Laboratory, Intel Laboratories, Intel, Hillsboro, OR, USA","Circuit Research Lab, Intel Labs, Intel, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Circuit Research Laboratory, Intel Laboratories, Intel, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Circuit Research Lab, Intel Labs, Intel, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076642880","display_name":"Vivek De","orcid":"https://orcid.org/0000-0001-5207-1079"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vivek De","raw_affiliation_strings":["Circuit Research Laboratory, Intel Laboratories, Intel, Hillsboro, OR, USA","Circuit Research Lab, Intel Labs, Intel, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Circuit Research Laboratory, Intel Laboratories, Intel, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Circuit Research Lab, Intel Labs, Intel, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"148","last_page":"149"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/low-dropout-regulator","display_name":"Low-dropout regulator","score":0.7635453939437866},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7307796478271484},{"id":"https://openalex.org/keywords/dropout","display_name":"Dropout (neural networks)","score":0.6796977519989014},{"id":"https://openalex.org/keywords/regulator","display_name":"Regulator","score":0.6376872062683105},{"id":"https://openalex.org/keywords/voltage-regulator","display_name":"Voltage regulator","score":0.5177730321884155},{"id":"https://openalex.org/keywords/dropout-voltage","display_name":"Dropout voltage","score":0.5025267601013184},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.45559361577033997},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4541255533695221},{"id":"https://openalex.org/keywords/master-regulator","display_name":"Master regulator","score":0.413277804851532},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4104262590408325},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3769252300262451},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.34798187017440796},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3424869179725647}],"concepts":[{"id":"https://openalex.org/C140501009","wikidata":"https://www.wikidata.org/wiki/Q6692746","display_name":"Low-dropout regulator","level":5,"score":0.7635453939437866},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7307796478271484},{"id":"https://openalex.org/C2776145597","wikidata":"https://www.wikidata.org/wiki/Q25339462","display_name":"Dropout (neural networks)","level":2,"score":0.6796977519989014},{"id":"https://openalex.org/C6929976","wikidata":"https://www.wikidata.org/wiki/Q3771881","display_name":"Regulator","level":3,"score":0.6376872062683105},{"id":"https://openalex.org/C110706871","wikidata":"https://www.wikidata.org/wiki/Q851210","display_name":"Voltage regulator","level":3,"score":0.5177730321884155},{"id":"https://openalex.org/C15032970","wikidata":"https://www.wikidata.org/wiki/Q851210","display_name":"Dropout voltage","level":4,"score":0.5025267601013184},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.45559361577033997},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4541255533695221},{"id":"https://openalex.org/C3017607883","wikidata":"https://www.wikidata.org/wiki/Q25325354","display_name":"Master regulator","level":4,"score":0.413277804851532},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4104262590408325},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3769252300262451},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.34798187017440796},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3424869179725647},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C86339819","wikidata":"https://www.wikidata.org/wiki/Q407384","display_name":"Transcription factor","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsic.2012.6243833","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsic.2012.6243833","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Symposium on VLSI Circuits (VLSIC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8600000143051147,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1982997428","https://openalex.org/W2044172536","https://openalex.org/W2371498377","https://openalex.org/W2370995213","https://openalex.org/W3185987145","https://openalex.org/W4366165321","https://openalex.org/W3081405802","https://openalex.org/W4287514677","https://openalex.org/W2017190659","https://openalex.org/W4282007662"],"abstract_inverted_index":{"A":[0],"fully-digital":[1],"phase-locked":[2],"low":[3],"dropout":[4],"regulator":[5],"(LDO)":[6],"has":[7],"been":[8],"designed":[9],"in":[10],"32nm":[11],"CMOS":[12],"for":[13],"fine-grained":[14],"power":[15],"delivery":[16],"to":[17,42],"multi-Vcc":[18],"digital":[19],"circuits.":[20],"Measurements":[21],"across":[22],"a":[23],"wide":[24],"range":[25],"of":[26,44],"input":[27],"voltages":[28],"and":[29,39],"currents":[30],"exhibit":[31],"that":[32],"the":[33],"LDO":[34],"offers":[35],"excellent":[36],"load":[37,49],"regulation":[38],"efficiency":[40,46],"close":[41],"97%":[43],"ideal":[45],"at":[47],"nominal":[48],"current":[50],"conditions":[51],"(I":[52],"<sub":[53],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[54],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">LOAD</sub>":[55],"=3mA).":[56]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":6}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}