{"id":"https://openalex.org/W1963749190","doi":"https://doi.org/10.1109/vlsic.2012.6243790","title":"A SRAM cell array with adaptive leakage reduction scheme for data retention in 28nm high-k metal-gate CMOS","display_name":"A SRAM cell array with adaptive leakage reduction scheme for data retention in 28nm high-k metal-gate CMOS","publication_year":2012,"publication_date":"2012-06-01","ids":{"openalex":"https://openalex.org/W1963749190","doi":"https://doi.org/10.1109/vlsic.2012.6243790","mag":"1963749190"},"language":"en","primary_location":{"id":"doi:10.1109/vlsic.2012.6243790","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsic.2012.6243790","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Symposium on VLSI Circuits (VLSIC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088659511","display_name":"Peter Kuoyuan Hsu","orcid":null},"institutions":[{"id":"https://openalex.org/I1334877674","display_name":"Taiwan Semiconductor Manufacturing Company (United States)","ror":"https://ror.org/02rvfjx92","country_code":"US","type":"company","lineage":["https://openalex.org/I1334877674","https://openalex.org/I4210120917"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Peter Kuoyuan Hsu","raw_affiliation_strings":["TSMC San Jose Design Center, San Jose, CA, USA","TSMC San Jose Design Center, CA 95134, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TSMC San Jose Design Center, San Jose, CA, USA","institution_ids":["https://openalex.org/I1334877674"]},{"raw_affiliation_string":"TSMC San Jose Design Center, CA 95134, USA","institution_ids":["https://openalex.org/I1334877674"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060816542","display_name":"Yukit Tang","orcid":null},"institutions":[{"id":"https://openalex.org/I1334877674","display_name":"Taiwan Semiconductor Manufacturing Company (United States)","ror":"https://ror.org/02rvfjx92","country_code":"US","type":"company","lineage":["https://openalex.org/I1334877674","https://openalex.org/I4210120917"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yukit Tang","raw_affiliation_strings":["TSMC San Jose Design Center, San Jose, CA, USA","TSMC San Jose Design Center, CA 95134, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TSMC San Jose Design Center, San Jose, CA, USA","institution_ids":["https://openalex.org/I1334877674"]},{"raw_affiliation_string":"TSMC San Jose Design Center, CA 95134, USA","institution_ids":["https://openalex.org/I1334877674"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012967446","display_name":"Derek Tao","orcid":null},"institutions":[{"id":"https://openalex.org/I1334877674","display_name":"Taiwan Semiconductor Manufacturing Company (United States)","ror":"https://ror.org/02rvfjx92","country_code":"US","type":"company","lineage":["https://openalex.org/I1334877674","https://openalex.org/I4210120917"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Derek Tao","raw_affiliation_strings":["TSMC San Jose Design Center, San Jose, CA, USA","TSMC San Jose Design Center, CA 95134, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TSMC San Jose Design Center, San Jose, CA, USA","institution_ids":["https://openalex.org/I1334877674"]},{"raw_affiliation_string":"TSMC San Jose Design Center, CA 95134, USA","institution_ids":["https://openalex.org/I1334877674"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011184926","display_name":"Ming-Chieh Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I1334877674","display_name":"Taiwan Semiconductor Manufacturing Company (United States)","ror":"https://ror.org/02rvfjx92","country_code":"US","type":"company","lineage":["https://openalex.org/I1334877674","https://openalex.org/I4210120917"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ming-Chieh Huang","raw_affiliation_strings":["TSMC San Jose Design Center, San Jose, CA, USA","TSMC San Jose Design Center, CA 95134, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TSMC San Jose Design Center, San Jose, CA, USA","institution_ids":["https://openalex.org/I1334877674"]},{"raw_affiliation_string":"TSMC San Jose Design Center, CA 95134, USA","institution_ids":["https://openalex.org/I1334877674"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086368713","display_name":"Min-Jer Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I1334877674","display_name":"Taiwan Semiconductor Manufacturing Company (United States)","ror":"https://ror.org/02rvfjx92","country_code":"US","type":"company","lineage":["https://openalex.org/I1334877674","https://openalex.org/I4210120917"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Min-Jer Wang","raw_affiliation_strings":["TSMC San Jose Design Center, San Jose, CA, USA","TSMC San Jose Design Center, CA 95134, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TSMC San Jose Design Center, San Jose, CA, USA","institution_ids":["https://openalex.org/I1334877674"]},{"raw_affiliation_string":"TSMC San Jose Design Center, CA 95134, USA","institution_ids":["https://openalex.org/I1334877674"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111515221","display_name":"CH Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I1334877674","display_name":"Taiwan Semiconductor Manufacturing Company (United States)","ror":"https://ror.org/02rvfjx92","country_code":"US","type":"company","lineage":["https://openalex.org/I1334877674","https://openalex.org/I4210120917"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"CH Wu","raw_affiliation_strings":["TSMC San Jose Design Center, San Jose, CA, USA","TSMC San Jose Design Center, CA 95134, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TSMC San Jose Design Center, San Jose, CA, USA","institution_ids":["https://openalex.org/I1334877674"]},{"raw_affiliation_string":"TSMC San Jose Design Center, CA 95134, USA","institution_ids":["https://openalex.org/I1334877674"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025353222","display_name":"Quincy Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I1334877674","display_name":"Taiwan Semiconductor Manufacturing Company (United States)","ror":"https://ror.org/02rvfjx92","country_code":"US","type":"company","lineage":["https://openalex.org/I1334877674","https://openalex.org/I4210120917"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Quincy Lee","raw_affiliation_strings":["TSMC San Jose Design Center, San Jose, CA, USA","TSMC San Jose Design Center, CA 95134, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TSMC San Jose Design Center, San Jose, CA, USA","institution_ids":["https://openalex.org/I1334877674"]},{"raw_affiliation_string":"TSMC San Jose Design Center, CA 95134, USA","institution_ids":["https://openalex.org/I1334877674"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1334877674"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"62","last_page":"63"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7519632577896118},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.7224113345146179},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6878845691680908},{"id":"https://openalex.org/keywords/data-retention","display_name":"Data retention","score":0.6218196749687195},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5305063128471375},{"id":"https://openalex.org/keywords/limiter","display_name":"Limiter","score":0.5063661336898804},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5009853839874268},{"id":"https://openalex.org/keywords/process-corners","display_name":"Process corners","score":0.4811224043369293},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.46833205223083496},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.43241608142852783},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4285605847835541},{"id":"https://openalex.org/keywords/metal-gate","display_name":"Metal gate","score":0.41167503595352173},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.3950660228729248},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.38204824924468994},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3490775227546692},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28436386585235596},{"id":"https://openalex.org/keywords/gate-oxide","display_name":"Gate oxide","score":0.10454082489013672}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7519632577896118},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.7224113345146179},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6878845691680908},{"id":"https://openalex.org/C2780866740","wikidata":"https://www.wikidata.org/wiki/Q5227345","display_name":"Data retention","level":2,"score":0.6218196749687195},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5305063128471375},{"id":"https://openalex.org/C45011657","wikidata":"https://www.wikidata.org/wiki/Q1613840","display_name":"Limiter","level":2,"score":0.5063661336898804},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5009853839874268},{"id":"https://openalex.org/C192615534","wikidata":"https://www.wikidata.org/wiki/Q7247268","display_name":"Process corners","level":3,"score":0.4811224043369293},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.46833205223083496},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.43241608142852783},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4285605847835541},{"id":"https://openalex.org/C51140833","wikidata":"https://www.wikidata.org/wiki/Q6822740","display_name":"Metal gate","level":5,"score":0.41167503595352173},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.3950660228729248},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.38204824924468994},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3490775227546692},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28436386585235596},{"id":"https://openalex.org/C2361726","wikidata":"https://www.wikidata.org/wiki/Q5527031","display_name":"Gate oxide","level":4,"score":0.10454082489013672},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsic.2012.6243790","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsic.2012.6243790","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Symposium on VLSI Circuits (VLSIC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7300000190734863,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2023834321","https://openalex.org/W1785301911","https://openalex.org/W4295791092","https://openalex.org/W2765125965","https://openalex.org/W2128563080","https://openalex.org/W2537086382","https://openalex.org/W4388937616","https://openalex.org/W2185483573","https://openalex.org/W2605939216","https://openalex.org/W2784027635"],"abstract_inverted_index":{"1Mbit":[0],"SRAM":[1],"macro":[2],"with":[3],"adaptive":[4],"leakage":[5,25,39],"current":[6,19,26,40],"reduction":[7],"scheme":[8],"is":[9,32,41,71],"implemented":[10],"in":[11,34,78],"28nm":[12],"high-k":[13],"metal":[14],"gate":[15],"CMOS":[16],"technology.":[17],"A":[18],"limiter":[20],"that":[21],"limits":[22],"cell":[23],"array":[24],"at":[27,47],"various":[28],"process-voltage-temperature":[29],"(PVT)":[30],"corners":[31,50],"included":[33],"the":[35,75,79],"proposed":[36],"scheme.":[37],"The":[38],"reduced":[42],"by":[43,51],"more":[44],"than":[45],"60%":[46],"fast":[48],"process":[49,68],"increasing":[52],"virtual":[53],"ground":[54],"voltage":[55],"(Vvgnd)":[56],"while":[57],"maintaining":[58],"sufficient":[59],"data":[60,76],"retention":[61],"margin.":[62],"At":[63],"low":[64],"VDD":[65],"or":[66],"slow":[67],"corners,":[69],"Vvgnd":[70],"lowered":[72],"to":[73],"maintain":[74],"integrity":[77],"bitcell.":[80]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-15T18:14:33.161393","created_date":"2025-10-10T00:00:00"}